512Mb (x16)-SDR Synchronous DRAM



32M x 16 bit Synchronous DRAM (SDRAM)

Overview

The 512Mb SDRAM is a high-speed CMOS synchronous DRAM containing 512 Mbits. It is internally configured as 4 Banks of 8M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.

The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

Features

• Fast access time from clock: 4.5/5 ns

• Fast clock rate: 200/166 MHz

• Fully synchronous operation

• AEC-Q100 Compliant available

• Internal pipelined architecture

• 8M word x 16-bit x 4-bank

• Programmable Mode registers

o CAS Latency: 2 or 3

Burst Length: 1, 2, 4, 8, or full page

Burst Type: Sequential or Interleaved

Burst stop function

• Auto Refresh and Self Refresh

• Effective refresh rate

o 64ms @ -40 $^{\circ}$ C \leq Tc \leq +85 $^{\circ}$ C

CKE power down mode

- Single +3.3V ±0.3V power supply
- Operating temperature range:
 - Extended Test (ET): $T_C = 0^{\sim}70^{\circ}C$
 - o Industrial (IT): $T_c = -40^{85}$ °C

• Interface: LVTTL

- Package (Pb free and Halogen free):
 - o 54-pin 400 mil plastic TSOP II package.
 - o 54-ball 8.0 x 8.0 x 1.2mm (max) FBGA package.

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

How to Order

Function	Density	10	Pkg	Pkg Size	Speed &	Option	INSIGNIS PART
		Width	Туре		Latency		NUMBER:
SDR	512Mb	x16	BGA	8x8 (x1.2)	PC166	Extended Test	NDS56PBA-16ET
SDR	512Mb	x16	BGA	8x8 (x1.2)	PC166	Industrial Temp	NDS56PBA-16IT
SDR	512Mb	x16	BGA	8x8 (x1.2)	PC200	Extended Test	NDS56PBA-20ET
SDR	512Mb	x16	BGA	8x8 (x1.2)	PC200	Industrial Temp	NDS56PBA-20IT
SDR	512Mb	x16	TSOPII	54l 10x22 (x1.2)	PC166	Extended Test	NDS56PT5-16ET
SDR	512Mb	x16	TSOPII	54l 10x22 (x1.2)	PC166	Industrial Temp	NDS56PT5-16IT
SDR	512Mb	x16	TSOPII	54l 10x22 (x1.2)	PC200	Extended Test	NDS56PT5-20ET
SDR	512Mb	x16	TSOPII	54l 10x22 (x1.2)	PC200	Industrial Temp	NDS56PT5-20IT

Visit: http://insignis-tech.com/how-to-buy



Key Specifications

Table 2. NDS56P Specifications

		-5I (200)	-6l (166)	unit
tCK3	Clock Cycle time(min.)	5	6	ns
tAC3	Access time from CLK (max.)	4.5	5	ns
tRAS	Row Active time(min.)	40	42	ns
tRC	Row Cycle time(min.)	55	60	ns

Package Pin Assignments

Figure 1. Pin Assignment (Top View)






Figure 1.1 Ball Assignment (Top View)





Block Diagrams

Figure 2. Block Diagram





Pin Descriptions

Table 3. Pin Details

Symbol	Туре		Description				
CLK	Input		Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the putput registers.				
CKE	Input	low synchronously with clock clock is suspended from the ris frozen as long as the Ck deactivating the clock control CKE is synchronous except modes, where CKE becomes	lock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes ow synchronously with clock (set-up and hold time same as other inputs), the internal ock is suspended from the next clock cycle and the state of output and burst address frozen as long as the CKE remains low. When all banks are in the idle state, eactivating the clock controls the entry to the Power Down and Self Refresh modes. KE is synchronous except after the device enters Power Down and Self Refresh nodes, where CKE becomes asynchronous until exiting the same mode. The input suffers, including CLK, are disabled during Power Down and Self Refresh modes, roviding low standby power.				
BAO,BA1	Input	Bank Activate: BA0, BA1 inpu	ut select the bank for operati	on.			
		BA1	BA0	Select Bank			
		0	BANK #A				
		0	1	BANK #B			
		1	0	BANK #C			
		1	1	BANK #D			
A0-A12	Input	Address Inputs: A0-A12 are s A0-A12) and Read/Write co Precharge) to select one loca a Precharge command, A10 i (A10 = HIGH). The address in command.	mmand (column address A0 tion out of the 8M available ir is sampled to determine if all	-A9 with A10 defining Autonthe respective bank. During banks are to be precharged			
CS#	Input	decoder. All commands are	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.				
RAS#	Input	Row Address Strobe: The RA with the CAS# and WE# signa and CS# are asserted "LOW' command or the Precharge casserted "HIGH," the BankAc BA is turned on to the active command is selected and the the precharge operation.	als and is latched at the positi " and CAS# is asserted "HIGI command is selected by the V ctivate command is selected e state. When the WE# is ass	ve edges of CLK. When RAS# H," either the Bank Activate VE# signal. When the WE# is and the bank designated by erted "LOW," the Precharge			



CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
LDQM, UDQM	Input	Data Input/Output Mask: Controls output buffers in read mode and masks Input data in write mode.
DQ0-DQ15	Input / Output	Data I/O: The DQ0-15 input and output data are synchronized with the positive edges of CLK. The I/Os are maskable during Reads and Writes.
NC	-	No Connect: These pins should be left unconnected.
VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity. $(+3.3V \pm 0.3V)$
VSSQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity. (0V)
VDD	Supply	Power Supply: $+3.3V \pm 0.3V$
VSS	Supply	Ground



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

		IUNIO	· · · · ·	<u> </u>	DIC (II	0.0	<u>\'</u> ', \ ' ')				
Command	State	CKEn-1	CKEn	DQM	BA0,1	A10	A0-9,11-12	CS#	RAS#	CAS#	WE#
BankActivate	_{Idle} (3)	Н	Х	Х	V	Ro	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	Ш	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active(3)	Н	Х	V	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active(3)	Н	Х	V	V	Н	address (A0 ~ A9)	L	Н	L	L
Read	Active(3)	Н	Х	V	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active(3)	Н	Х	٧	V	Н	address (A0 ~ A9)	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х		OP o	code	L	L	L	L
No-Operation	Any	Н	Χ	Х	Х	Χ	Х	L	Н	Н	Н
Burst Stop	Active(4)	Н	Х	х	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Η	Х	Х	Х
AutoRefresh	Idle	Н	Н	Х	Х	Χ	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Χ	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	x	х	x	Н	Х	Х	Х
	(SelfRefresh)	_		^	^	^	^	L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	V	V	V
Power Down Mode Entry	Any(5)	Н		Х	X	х	x	Н	Х	Х	Х
		П	L	^	^	۸	^	L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Χ	Х	Χ	Χ	Х	Х
Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Χ	Х	Х	Х
Data Mask/Output Disable	Active	Н	Х	Н	Х	Χ	Х	Х	Х	Х	Х

Note: 1. V=Valid, X=Don't Care, L=Low level, H=High level

- 2. CKE_n signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by BA signal.
- 4. Device state is 1, 2, 4, 8, and full page burst operation.
- 5. Power Down Mode cannot enter in the burst operation.

 When this command is asserted in the burst cycle, device state is clock suspend mode.




Commands

1. BankActivate (RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)

The BankActivate command activates the idle bank designated by the BAO, 1 signals. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of t_{RCD} (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by t_{RC} (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore, it restricts the back-to-back activation of the two banks. t_{RRD} (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.

Figure 3. BankActivate Command Cycle (Burst Length = n)



2. BankPrecharge command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after t_{RAS} (min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by t_{RAS} (max.). Therefore, the precharge function must be performed in any active bank within t_{RAS} (max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3. PrechargeAll command (RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9, A11 and A12 = Don't care)


The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.



4. Read command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)


The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).

Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)



The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).

Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)



The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.



Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)




Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)





Figure 8. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 3)



A read burst without the auto precharge function may be interrupted by a BankPrecharge/Precharge All command to the same bank. The following figure shows the optimum time that BankPrecharge/PrechargeAll command is issued in different CAS latency.





Figure 9. Read to Precharge (CAS# Latency = 2, 3)

5. Read and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A9 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of $\{t_{RP} \text{ (min.)} + \text{burst}\}$ length). At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

6. Write command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A9 = Column Address)


The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with highimpedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).






A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).

Figure 11. Write Interrupted by a Write (Burst Length = 4)




The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.

Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)




The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals t_{WR}/t_{CK} rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

7. Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A9 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command cannot occur within a time delay of {(burst length -1) + t_{WR} + t_{RP} (min.)}. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.



8. Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A12 = Register Data)


The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore, this command must be issued at the power-up sequence. The state of pins A0[~] A12 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



A10 BA1 BA0 A12 A11 Α9 Α8 Α7 A6 A5 А3 A2 Α1 Α0 RFU* 0 RFU* **WBL** Test Mode **CAS Latency** BT **Burst Length** Write Burst Length **Test Mode** Α9 Α8 Α7 А3 Burst Type 0 0 0 0 Sequential Burst Normal 1 Single Bit 0 Vendor Use Only 1 Interleave 1 0 1 Vendor Use Only A6 A5 A4 **CAS Latency** A2 **A1** A0 **Burst Length** 0 0 0 Reserved 0 0 0 1 0 0 1 Reserved 0 1 2 0 0 1 0 2 clocks 0 1 0 4 0 1 3 clocks 8 1 0 1 1 1 0 0 Reserved 1 1 Full Page (Sequential) 1 All other Reserved All other Reserved

Table 5. Mode Register Bitmap

Note: RFU (Reserved for future use) should stay "0" during MRS cycle.



• Burst Length Field (A2~A0): This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

Table 6. Burst Length Field

		3	10.0.0
A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

Full Page Length: 1024

• Burst Type Field (A3): The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode. Sequential Mode supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only supports burst length of 4 and 8.

Table 7. Addressing Mode Select Field

А3	Burst Type
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Definition

Durst Langth	Sta	rt Addı	ess	Cognontial	Intarlagua
Burst Length	A2	A1	A0	Sequential	Interleave
2	Χ	Χ	0	0, 1	0, 1
2	Χ	Χ	1	1, 0	1, 0
	Χ	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Χ	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Χ	1	0	2, 3, 0, 1	2, 3, 0, 1
	Χ	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
٥	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	locatio	on = 0-:	1023	n, n+1, n+2, n+3,1023, 0, 1, 2, n-1, n,	Not Supported



• CAS Latency Field (A6~A4): This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

 t_{CAC} (min) \leq CAS Latency X t_{CK}

Table 9. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	Х	Х	Reserved

Test Mode field (A8~A7): These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	Х	Vendor Use Only

• Write Burst Length (A9): This bit is used to select the write burst length. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Table 11. Write Burst Length

A9	Write Burst Length
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A10 and BA0, 1 should stay "L" during mode set cycle.

9. No-Operation command (RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.



10. Burst Stop command (RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is shown in the following figure.

Figure 16. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)





Figure 17. Termination of a Burst Write Operation (Burst Length = X)



11. Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12. AutoRefresh command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A12 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 8192 times within 64ms. The time required to complete the auto refresh operation is specified by t_{RC} (min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, t_{RP} (min), must be met before successive auto refresh operations are performed.



13. SelfRefresh Entry command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A12 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

14. SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for t_{XSR} (min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 8192 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15. Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (32ms or 64ms) since the command does not perform any refresh operations.

16. Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. t_{PDE} (min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17. Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.



Table 12. Absolute Maximum Rating

Symbol	Item	Values	Unit	Note	
V _{IN} , V _{OUT}	Input, Output Voltage	-1.0 [~] 4.6	V	1	
V_{DD} , V_{DDQ}	Power Supply Voltage		-1.0 ~ 4.6	V	1
T _A	Ambient Temperature	Extended	0 ~ 70	°C	1
		Test			
T _A	Ambient Temperature	Industrial	-40 ~ 85	°C	1
	, , , , , , , , , , , , , , , , , , ,	Temperature			
T _{STG}	Storage Temperature		-55 ~ 150	°C	1
T _{SOLDER}	Soldering Temperature (10 second	260	°C	1	
P _D	Power Dissipation		1	W	1
los	Short Circuit Output Current		50	mA	1

Table 13. Recommended D.C. Operating Conditions

 $(V_{DD} = 3.3V \pm 0.3V, T_A = -40 \sim 85^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V	2
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V	2
V _{IH}	LVTTL Input High Voltage	2.0	-	V _{DDQ} +0.3	V	2
VIL	LVTTL Input Low Voltage	-0.3	-	0.8	V	2
IIL	Input Leakage Current ($0V \le V_{IN} \le V_{DD}$, All other pins not under test = $0V$)	-10	-	10	μΑ	
loz	Output Leakage Current Output disable, $0V \le V_{OUT} \le V_{DDQ}$)	-10	-	10	μА	
Voh	LVTTL Output "H" Level Voltage (I _{OUT} = -2mA)	2.4	-	-	٧	
Vol	LVTTL Output "L" Level Voltage (I _{OUT} = 2mA)	-	-	0.4	V	

Table 14. Capacitance ($V_{DD} = 3.3V$, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Unit
C_{l}	Input Capacitance	3.5	5.5	рF
C _{I/O}	Input/Output Capacitance	4	6	рF

Note: These parameters are periodically sampled and are not 100% tested.



Table 15. D.C. Characteristics (V_{DD} = $3.3V \pm 0.3V$, T_A = $-40 \sim 85$ °C)

		-51 (200)	-61 (166)	Unit	Note
Description/Test condition	Symbol	Max.			
Operating Current					
$t_{RC} \ge t_{RC}$ (min), Outputs Open	I _{DD1}	130	120		3
One bank active					
Precharge Standby Current in non-power down mode					
t_{CK} = 15ns, CS# \geq V _{IH} (min), CKE \geq V _{IH}	I_{DD2N}	60	60		
Input signals are changed every 2clks					
Precharge Standby Current in non-power down mode		36	36		
$t_{CK} = \infty$, $CLK \le V_{IL}$ (max), $CKE \ge V_{IH}$	I _{DD2NS}	30	30		
Precharge Standby Current in power down mode		12	12		
t_{CK} = 15ns, CKE \leq V_{IL} (max)	I_{DD2P}	12	12		
Precharge Standby Current in power down mode		12	12		
$t_{CK} = \infty$, CKE $\leq V_{IL}$ (max)	I _{DD2PS}	12	12	mA	
Active Standby Current in non-power down mode					
t_{CK} = 15ns, CKE \geq V _{IH} (min), CS# \geq V _{IH} (min)	Іррзи	80	80		
Input signals are changed every 2clks	155511				
Active Standby Current in non-power down mode		80	80		
CKE \geq V _{IH} (min), CLK \leq V _{IL} (max), t _{CK} = ∞	I _{DD3NS}	80	80		
Operating Current (Burst mode)		130	124		
tcк = tcк (min), Outputs Open, Multi-bank interleave	I _{DD4}	130	124		3, 4
Refresh Current		170	160		
$t_{RC} \ge t_{RC}$ (min)	I_{DD5}	1/0	100		3
Self Refresh Current		12	12		
CKE \leq 0.2V; for other inputs $V_{IH} \ge V_{DD}$ - 0.2V, $V_{IL} \le 0.2V$	I_{DD6}	12	12		

Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions $(V_{DD} = 3.3V \pm 0.3V, T_A = -40 \sim 85^{\circ}C)$ (Note: 5, 6, 7, 8)

			-51 (200) -61 (166)				
Symbol			Min.	Max.	Min.	Max.	Unit	Note
t_{RC}	Row cycle time (same bank)		55	-	60	-		
trfc	Refresh cycle time		55	-	60	-		
t _{RCD}	RAS# to CAS# delay (same bank)		15	-	18	-		
t _{RP}	Precharge to refresh/row activate command (same bank)		15	-	18	-		
t _{RRD}	Row activate to row activate delar (different banks)	У	10	-	12	-		
t _{MRD}	Mode register set cycle time		10	-	12	-		
tras	Row activate to precharge time (s bank)	ame	40	100K	42	100K		
twR	Write recovery time		10	-	12	-		
		CL* = 2	-	-	10	ı	ns o	9
t _{CK}	Clock cycle time	CL* = 3	5	-	6	-		9
t _{CH}	Clock high time		2	-	2	-		10
t _{CL}	Clock low time		2	-	2	-		10
+	Access time from CLK	CL* = 2	-	-	-	6	10	
t _{AC}	(positive edge)	CL* = 3	-	4.5	-	5		10
tон	Data output hold time		2	-	2.5	-		9
t_{LZ}	Data output low impedance		0	-	0	ı		
t _{HZ}	Data output high impedance	<u> </u>		4.5	-	5	_	8
tıs	Data/Address/Control Input set-u			-	1.5	-		10
tıн	Data/Address/Control Input hold	time	0.8	-	0.8	-		10
t _{PDE}	Power Down Exit set-up time		t _{IS} +t _{CK}	-	t _{IS} +t _{CK}	-		
t _{REFI}	Average Refresh interval time		-	7.8	-	7.8	μs	
t _{XSR}	Exit Self-Refresh to any Command		t _{RC} +t _{IS}	-	t _{RC} +t _{IS}	-	ns	

^{*}CL is CAS Latency.

Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.
- 2. All voltages are referenced to V_{SS}. Overshoot V_{IH} (Max) = 4.6V for pulse width ≤ 3ns. Undershoot V_{IL} (Min) = -1.0V for pulse width ≤ 3ns.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during every 2 t_{CK} .




- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.
- 6. A.C. Test Conditions

Table 17. LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V

Figure 18.1 LVTTL D.C. Test Load (A)

Figure 18.2 LVTTL A.C. Test Load (B)



- 7. Transition times are measured between V_{IH} and V_{IL} . Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 8. thz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. If clock rising time is longer than 1 ns, $(t_R/2 0.5)$ ns should be added to the parameter.
- 10. Assumed input rise and fall time t_T ($t_R \& t_F$) = 1 ns

If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., $[(t_R + t_F) / 2 - 1]$ ns should be added to the parameter.

11. Power up Sequence


Power up must be performed in the following sequence.

- 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when CKE= "LOW", DQM= "HIGH" and all input signals are held "NOP" state.
- 2) Start clock and maintain stable condition for minimum 200 μ s, then bring CKE "HIGH" and, it is recommended that DQM is held "HIGH" (V_{DD} levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
 - * The Auto Refresh command can be issue before or after Mode Register Set command.



Timing Waveforms

Figure 19. AC Parameters for Write Timing (Burst Length=4)





T2 Т3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 **CLK CKE** Begin Auto Precharge Bank B CS# RAS# CAS# WE# **BA0,1** A10 A0-A9. A11-A12 **DQM** DQ Bx0 Activate Read Read with Precharge Activate Command Command Command **Auto Precharge** Command Command Bank A Bank A Bank B Command Bank A Bank A

Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)



T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK** CKE CS# RAS# CAS# WE# **BA0,1** A10 A0-A9, DQM DQ Activate Commar Bank A Auto Refresh Precharge All Command Auto Refresh Command Non't Care

Figure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)



T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK **CKE** High Level Minimum for 2 Refresh Cycles are required Is required CS# RAS# CAS# WE# **BA0,1** A10 Address Key A0-A9 A11-A12 DQM $\langle \rangle$ $\langle \rangle$?? 22 22 Hi-Z DQ Precharge All 1st Auto Refresh(*) 2nd Auto Refresh^(*) Command Command Inputs mu Stable for Mode Register Set Command 200µs Non't Care Note^(*): The Auto Refresh command can be issue before or after Mode Register Set command

Figure 22. Power on Sequence and Auto Refresh






Figure 23. Self Refresh Entry & Exit Cycle

Note:

To Enter SelfRefresh Mode

- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum t_{RAS} is required before exit from SelfRefresh.

To Exit SelfRefresh Mode

- 1. System clock restart and be stable before returning CKE high.
- 2. Enable CKE and CKE should be set high for valid setup time and hold time.
- 3. CS# starts from high.
- 4. Minimum t_{XSR} is required after CKE going high to complete SelfRefresh exit.
- 5. 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.



TO T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK CKE CS# RAS# CAS# WE# **BA0,1** A10 A0-A9, A11-A12 DQM DQ Ax1 Ax2 Ax3 Read Command Bank A Clock Suspend 3 Cycles Clock Suspend 1 Cycle Clock Suspend 2 Cycles Non't Care

Figure 24.1. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=2)



T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK CKE** CS# RAS# CAS# WE# **BA0,1** A10 A0-A9, A11-A12 DQM Hi-Z DQ Ax1 АхЗ Ax2 Read Command Bank A Activate Clock Suspend 1 Cycle Clock Suspend 3 Cycles

Clock Suspend 2 Cycles

Figure 24.2. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=3)




Command Bank A

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK** CKE CS# RAS# CAS# WE# **BA0,1** A10 A0-A9, DQM DQ Clock Suspend Clock Suspend Command Bank A 1 Cycle 2 Cycles 3 Cycles Write Command Bank A Non't Care

Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)



Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)





T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK CKE CS# RAS# CAS# WE# **BA0,1** A10 A0-A9, A11-A12 DQM Hi-Z DQ Ax1 Ay2 Az0 Activate Precharge Activate Command Command Bank A Command Command Bank A Comma Bank A Non't Care

Figure 27.1. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=2)




T6 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK **CKE** CS# RAS# CAS# WE# **BA0,1** A10 DQM Hi-Z DQ Aw1 Ax0 Ay1 Precharge Command Bank A ↑ Read † Read ↑ Read Read ↑ Activate Activate Command Bank A Command Bank A Comma Bank A Command Bank A Command Bank A Non't Care

Figure 27.2. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=3)



Figure 28. Random Column Write (Page within same Bank) (Burst Length=4)









Figure 29.1. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)



Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)





T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK High **CKE** CS# RAS# CAS# WE# **BA0,1** A10 A11-A12 СВх RBx DQM DQ DBx0 DBx7 DAx0 DAx5 DBx2 DBx5 DAy0 † Write ↑ Activate ↑ Activate ↑ Write Activate T Write T Precharge Command Bank A Command Bank B Command Command Bank A Non't Care *twR>twR (min.)

Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)



Figure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)







Figure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)





CS#

WE#

BA0,1

A10

A0-A9, A11-A12

DQM

DQ

Hi-Z

Command Bank A

(Burst Length=4, CAS# Latency=2) T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK CKE RAS# CAS#

Ax3

Command Bank B

Command Bank B

Bx1 By0

Command

Ay0


Command

Figure 32.1. Interleaving Column Read Cycle





Figure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)








Figure 33. Interleaved Column Write Cycle (Burst Length=4)



Figure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)







Figure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)








Figure 35. Auto Precharge after Write Burst (Burst Length=4)



Figure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)







Figure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)



Full Page burst operation does not terminate when the burst length is satisfied; the burst counter increments and continues Bursting beginning with the starting address



Figure 37. Full Page Write Cycle (Burst Length=Full Page)







Figure 38. Byte Read and Write Operation (Burst Length=4, CAS# Latency=2)









Figure 39. Random Row Read (Interleaving Banks)
(Burst Length=4, CAS# Latency=2)



Figure 40. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)









Figure 41. Full Page Random Column Write (Burst Length=Full Page)




Figure 42. Precharge Termination of a Burst (Burst Length=4, 8 or Full Page, CAS# Latency=3)






Package Drawings

Figure 43. 54 Pin TSOP II Package Outline Drawing Information



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
Α			0.047			1.2
A1	0.002		0.008	0.05		0.2
A2	0.035	0.039	0.043	0.9	1.0	1.1
В	0.01	0.014	0.018	0.25	0.35	0.45
С	0.004	0.006	0.008	0.12	0.165	0.21
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
e		0.031			0.8	
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.02	0.024	0.4	0.5	0.6
L1		0.032			0.84	
S		0.028			0.71	
У			0.004			0.1
θ	0°		8°	0°		8°

Figure 44. 54 Ball FBGA 8x8 (x1.2mm) Package Outline Drawing Information



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
Α		1	0.047	-	1	1.20
A1	0.010	0.012	0.014	0.25	0.30	0.35
A2		0.033	1	-	0.85	
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.311	0.315	0.319	7.90	8.00	8.10
D1		0.252	1	-	6.40	
E1		0.252	1	-	6.40	
е		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126			3.20	

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

