64Mb (x32) - SDR Synchronous DRAM



2M x 32 bit Synchronous DRAM (SDRAM)

Overview

The 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 67,108,864bits. It is internally configured as a quad 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 32 bit banks is organized as 2048 rows by 256 columns by 32 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.

The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth.

Features

• Fast access time: 5/5.4 ns

Fast Clock rate: 200/166 MHz

Fully synchronous operation

• Internal pipelined architecture

• Four internal banks (512K x 32bit x 4bank)

• Programmable Mode

- CAS Latency: 2 or 3

Burst Length: 1, 2, 4, 8, or full pageBurst Type: Sequential or Interleaved

- Burst-Read-Single-Write

Burst stop function

• Individual byte controlled by DQM0-3

Auto Refresh and Self Refresh

• Operating Temperature:

- Extended Test (ET): T_C = 0~70 °C

- Industrial (IT): T_C = -40~85 °C

- Automotive (AT): T_C = -40~105°C

4096 refresh cycles/64ms

• Single +3.3V ± 0.3V power supply

• Interface: LVTTL

· Package:

- 86-pin 400 x 875 mil plastic TSOP II package (Pb and Halogen Free)

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

How to Order

Function	Density	IO Width	Pkg Type	Pkg Size	Speed & Latency	Option	INSIGNIS PART NUMBER:
SDR	64Mb	x32	TSOPII	86l 10x22 (x1.2)	PC166	Extended Test	NDS63PT9-16ET
SDR	64Mb	x32	TSOPII	86l 10x22 (x1.2)	PC166	Industrial Temp	NDS63PT9-16IT
SDR	64Mb	x32	TSOPII	86l 10x22 (x1.2)	PC166	Automotive Temp	NDS63PT9-16AT

Visit: http://insignis-tech.com/how-to-buy



Figure 1. Pin Assignment (Top View)

VDD	1 🔾	86		vss
DQ0	2	85		DQ15
VDDQ	3	84		VSSQ
DQ1	4	83		DQ14
DQ1	5	82		DQ14
VSSQ	6	81		VDDQ
DQ3	7	80		DQ12
DQ3	8	79		DQ12
VDDQ	9	78		VSSQ
DQ5	10	77		DQ10
DQ6	11	76		DQ9
VSSQ	12	75		VDDQ
DQ7	13	74		DQ8
NC	14	73		NC
VDD	15	72		VSS
DQM0	16	71		DQM1
WE#	17	70		NC
CAS#	18	69		NC
RAS#	19	68		CLK
CS#	20	67		CKE
NC	21	66		A9
BA0	22	65		A8
BA1	23	64		A7
A10/AP	24	63		A6
A0	25	62		A5
A1	26	61		A4
A2	27	60		A3
DQM2	28	59		DQM3
VDD	29	58		vss
NC	30	57		NC
DQ16	31	56		DQ31
VSSQ	32	55		VDDQ
DQ17	33	54		DQ30
DQ18	34	53		DQ29
VDDQ	35	52		VSSQ
DQ19	36	51		DQ28
DQ20	37	50		DQ27
VSSQ	38	49		VDDQ
DQ21	39	48		DQ26
DQ22	40	47		DQ25
VDDQ	41	46		VSSQ
DQ23	42	45		DQ24
VDD	43	44		vss
			_	



2048 x 256 x 32 **CLK** CLOCK **CELL ARRAY** BUFFER (BANK #0) Column Decode CKE CS# DQ0 RAS# DQ Buffer COMMAND **DQ31** CAS# DECODER CONTROL WE# SIGNAL **GENERATOR** DQM0~3 2048 x 256 x 32 Row Decoder CELL ARRAY COLUMN (BANK #1) A10/AP COUNTER Column Decoder MODE REGISTER Α0 **ADDRESS** BUFFER **A9** 2048 x256 x 32 Row Decoder BA0 **CELL ARRAY** (BANK #2) BA1 Column Decode REFRESH COUNTER 2048 x 256 x 32 **CELL ARRAY** (BANK #3)

Figure 2. Block Diagram



Column Decoder

Pin Descriptions

Table 3. Pin Details

Symbol	Туре	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. The bank address BA0 and BA1 is used latched in mode register set.
A0-A10	Input	Address Inputs: A0-A10 are sampled during the BankActivate command (row address A0-A10) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one location out of the 512K available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set or Special Mode Register Set command.
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
DQM0 - DQM3	Input	Data Input/Output Mask: Data Input Mask: DQM0-DQM3 are byte specific. Input data is masked when DQM is sampled HIGH during a write cycle. DQM3 masks DQ31-DQ24, DQM2 masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0 masks DQ7-DQ0.
DQ0- DQ31		Data I/O: The DQ0-31 input and output data are synchronized with the positive edges of CLK. The I/Os are byte-maskable during Reads and Writes.
NC	-	No Connect: These pins should be left unconnected.
V _{DDQ}	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V _{DD}	Supply	Power Supply: +3.3V±0.3V
Vss	Supply	Ground



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

Command	State	CKE _{n-1}	CKEn	DQM (6)	BA0,1	A10	A0-9	CS#	RAS#	CAS#	WE#
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Row	address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Χ	Χ	Н	Χ	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	V	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	V	V	Н	(A0 ~ A7)	L	Н	L	L
Read	Active ⁽³⁾	Н	Х	V	V	L	Column address	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Χ	V	٧	Н	(A0 ~ A7)	L	Н	L	Н
Mode Register Set	Idle	Н	Χ	Х	(OP cod	de	L	L	L	L
No-Operation	Any	Н	Χ	Х	Χ	Χ	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Χ	Х	Χ	Χ	Х	L	Н	Н	L
Device Deselect	Any	Н	Χ	Х	Χ	Χ	Х	Н	Х	Χ	Χ
AutoRefresh	Idle	Н	Н	Х	Χ	Χ	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Χ	Χ	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Χ	Χ
								L	V	V	V
Power Down Mode Entry	Any ⁽⁵⁾	Н	L	Х	Х	Х	Х	Н	Х	Χ	Χ
								L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Χ	Χ	Х	Χ	Х	Χ	Χ
Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Χ	Х	Χ	Χ	Х	Χ	Χ
Data Mask/Output Disable	Active	H	Х	H	Χ	Х	Χ	Χ	Х	Χ	Χ

- **Note:** 1. V = Valid, X = Don't care, L = Logic low, H = Logic high
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 1, 2, 4, 8, and full page burst operation.
 - 5. Power Down Mode can not enter in the burst operation. When this command is asserted in the burst cycle, device state is clock suspend mode.
 - 6. DQM0-3




Commands

1 BankActivate

(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A10 = Row Address)

The BankActivate command activates the idle bank designated by the BA0, 1 signal. By latching the row address on A0 to A10 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of trop (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by trop (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. trrp (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.

Figure 3. BankActivate Command Cycle (Burst Length = n)



2 BankPrecharge command

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after tras(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by tras(max.). Therefore, the precharge function must be performed in any active bank within tras(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3 PrechargeAll command

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

4 Read command

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue.







Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).

Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)



The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.

CLK DQM COMMAND WRITE NOP NOP NOP NOP READ A NOP NOP CAS# latency=2 DIN A₀ DIN A₁ DIN A₃ t_{CK2}, DQ Must be Hi-Z before the Write Command

Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)





Figure 8. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 3)



A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS latency.






Figure 9. Read to Precharge (CAS# Latency = 2, 3)

5 Read and AutoPrecharge command


(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A7 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of $\{t_{RP}(min.) + burst length\}$. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

6 Write command

(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A7 = Column Address)


The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).




Figure 11. Write Interrupted by a Write (Burst Length = 4)



The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.

Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)



Input data must be removed from the DQ at least one clock cycle before the Read data appears on the outputs to avoid data contention



The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



T0 **T1 T6 T7 CLK DQM** tRP COMMAND WRITE NOP NOP NOP Activate NOP **ADDRESS** BANK(S ROW tWR DQ Don't Care

Figure 13. Write to Precharge

Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

7 Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A7 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of $\{(burst length -1) + t_{RP}(min.)\}$. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.




Figure 14. Burst Write with Auto-Precharge (Burst Length = 2)

8 Mode Register Set command

(RAS# = "L", CAS# = "L", WE# = "L", A0-A10 = Register Data)


The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~A10 and BA0, 1 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



BA0,1 A10 A5 A9 **A8** Α7 Α6 Α4 А3 Α2 Α1 A0 RFU* **WBL** Test Mode **CAS Latency** BT Burst Length Write Burst Length Α9 Α8 Α7 Test Mode А3 Type 0 Burst 0 0 Normal 0 Sequential 1 Single Bit 1 0 Vendor Use Only 1 Interleave 0 Vendor Use Only A6 A5 Α4 **CAS Latency** A2 A1 Α0 **Burst Length** Reserved 0 0 0 0 0 0 0 0 1 Reserved 0 0 1 2 0 1 0 2 clocks 0 1 0 4 1 3 clocks 1 8 0 0 1 0 Full Page (Sequential) Reserved All other Reserved All other Reserved

Table 5. Mode Register Bitmap

*Note: RFU (Reserved for future use) should stay "0" during MRS cycle.



• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

Table 6. Burst Length Field

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

• Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

Table 7. Burst Type Field

А3	Burst Type
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Definition

Burst Length	St	art Addre	SS	Sequential	Interleave
Buist Length	A2	A1	A0	Sequential	interleave
2	Χ	Χ	0	0, 1	0, 1
2	Х	Χ	1	1, 0	1, 0
	Χ	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Χ	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Χ	1	0	2, 3, 0, 1	2, 3, 0, 1
	Χ	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	location =	0-255		n, n+1, n+2, n+3,255, 0, 1, 2, n-1, n,	Not Support



CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

tcac (min) ≤ CAS Latency X tck

Table 9. CAS Latency Field

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	Х	Х	Reserved

• Test Mode Field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode Field

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	X	Vendor Use Only

• Write Burst Length (A9)

This bit is used to select the write burst length. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Table 11. Write Burst length

A9	Write Burst Length
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A10 and BA0, 1 should stay "L" during mode set cycle.

9 No-Operation command

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

10 Burst Stop command

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Figure 16. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)





Figure 17. Termination of a Burst Write Operation (Burst Length = X)



11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12 AutoRefresh command

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by tRC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before successive auto refresh operations are performed.

13 SelfRefresh Entry command

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).



14 SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for txsr(min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tpde (min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

Table 12. Absolute Maximum Rating

Symbol	Item		Values	Unit
VIN, VOUT	Input, Output Voltage		- 1.0 ~ +4.6	V
V _{DD} , V _{DDQ}	Power Supply Voltage		- 1.0 ~ +4.6	V
TA		Extended Test	0 ~ 70	°C
	Ambient Temperature	Industrial	- 40 ~ +85	°C
	•	nt Temperature Industrial - 4 Automotive -40	-40 ~ 105	°C
Tstg	Storage Temperature		- 55 ~ +150	°C
PD	Power Dissipation		1.0	W
los	Short Circuit Output Current		50	mA

Note: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.



Table 13. Recommended D.C. Operating Conditions ($V_{DD} = 3.3V \pm 0.3V$, $T_A = -40 \sim 85$ °C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V	2
V _{DDQ}	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
ViH	LVTTL Input High Voltage	2.0	-	V _{DDQ} + 0.3	V	2
VIL	LVTTL Input Low Voltage	- 0.3		0.8	V	2
IιL	Input Leakage Current $(0V \le V_{IN} \le V_{DD}$, All other pins not under test = 0V)	- 10	ı	10	μА	
loz	Output Leakage Current (Output Disable, 0V≦V _{IN} ≦V _{DDQ})	- 10	1	10	μА	
Vон	LVTTL Output "H" Level Voltage (lout = -2mA)	2.4	ı	_	V	
Vol	LVTTL Output "L" Level Voltage (Iout = 2mA)		ı	0.4	V	

Table 14. Capacitance ($V_{DD} = 3.3V$, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Unit
Cı	Input Capacitance	2	4	pF
C _{I/O}	Input/Output Capacitance	4	6	pF

Note: These parameters are periodically sampled and are not 100% tested.



Table 15. D.C. Characteristics ($V_{DD} = 3.3V \pm 0.3V$, $T_A = -40 \sim 85$ °C)

Description/Test condition	Symbol	-5I (200)	-6I (166)	Unit	Note
Description/Test condition	Syllibol	Max.		o iii	NOLE
Operating Current (One bank active)					
t _{RC} ≥ t _{RC} (min), Outputs Open, Input signal one	I _{DD1}	120	95		3
transition per one cycle					
Precharge Standby Current in non-power down mode					
$t_{CK} = 15$ ns, $CS\# \ge V_{IH}(min)$, $CKE \ge V_{IH}$	I _{DD2N}	25	25		
Input signals are changed every 2clks					
Precharge Standby Current in non-power down mode	١.	15	15		
$t_{CK} = \infty$, $CLK \le V_{IL}(max)$, $CKE \ge V_{IH}$	IDD2NS	10	- 5		
Precharge Standby Current in power down mode		2	2		
tcκ = 15ns, CKE ≤ V _{IL} (max)	IDD2P				
Precharge Standby Current in power down mode		2	2		
$t_{CK} = \infty$, $CKE \le V_{IL}(max)$	IDD2PS		۷	mΑ	
Active Standby Current in non-power down mode					
tcκ = 15ns, CKE ≥ Vιн(min), CS# ≥ Vιн(min)	I _{DD3N}	35	35		
Input signals are changed every 2clks					
Active Standby Current in non-power down mode		30	30		
CKE \geq V _{IH} (min), CLK \leq V _{IL} (max), tcK = ∞	IDD3NS	30	30		
Operating Current (Burst mode)		120	100		
tcκ =tcκ(min), Outputs Open, Multi-bank interleave	I _{DD4}	120	100		3, 4
Refresh Current		150	130		
$t_{RC} \ge t_{RC}(min)$	I _{DD5}	130	130		3
Self Refresh Current		2	2		
CKE \leq 0.2V ; for other inputs VIH \geq VDD - 0.2V, VIL \leq 0.2V	I _{DD6}				



Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions $(V_{DD} = 3.3V \pm 0.3V, T_A = -40 \sim 85^{\circ}C)$ (Note: 5, 6, 7, 8)

Symbol	A.C. Parameter		-5I (200)		-6I (166)		11!4	Nete
Syllibol			Min.	Max.	Min.	Max.	Unit	Note
trc	Row cycle time (same bank)		55	-	60	-		
trcd	RAS# to CAS# delay (same bank)		15	-	18	-		
t _{RP}	Precharge to refresh/row activate command (same bank)		15	-	18	ı	ns	
t _{RRD}	Row activate to row activate delay (different banks)		10	-	12		113	
tras	Row activate to precharge time (same bank)		40	100K	42	100K		
twR	Write recovery time		2	-	2	-		
tccd	CAS# to CAS# Delay time		1	-	1	-	tcĸ	
	Clock cycle time	CL* = 2	-	-	10	-		9
tcĸ		CL* = 3	5	-	6	-		
tсн	Clock high time		2	-	2.5	-		10
tcL	Clock low time		2	-	2.5	•		10
	Access time from CLK (positive edge)	CL* = 2	-		-	6		10
tac		CL* = 3	-	5	-	5.4		
tон	Data output hold time		2	-	2.5	-	ns	9
tLZ	Data output low impedance		1	-	1	-		
tHZ	Data output high impedance	CL* = 3	-	5	-	5.4	8	
tıs	Data/Address/Control Input set-up time		1.5	-	1.5	-		10
tıн	Data/Address/Control Input hold time		1	-	1	-		10
tpde	Power Down Exit set-up time		tis+tck	-	tis+tck	-		
trefi	Average Refresh Interval Time		-	15.6	-	15.6	μS	
txsr	Exit Self-Refresh to Any Command		t _{RC+} t _{IS}	-	t _{RC+} t _{IS}	-	ns	
tmrd	Mode Register Set cycle time		2	-	2	-	tcĸ	
trfc	Refresh cycle time		55	-	60	-	ns	

^{*} CL is CAS Latency.

Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss. VIH (Max) = 4.6V for pulse width ≤ 3ns. VIL (Min) = -1.0V for pulse width ≤ 3ns
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRC. Input signals are changed one time during every 2 tck.
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.
- 6. A.C. Test Conditions




Table 17. LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load
Input Signal Levels (V _{IH} /V _{IL})	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V

Figure 18.1 LVTTL D.C. Test Load (A)

Figure 18.2 LVTTL A.C. Test Load (B)



- 7. Transition times are measured between V_{IH} and V_{IL}. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 8. thz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. If clock rising time is longer than 1 ns, (t_R / 2 -0.5) ns should be added to the parameter.
- 10. Assumed input rise and fall time t_T ($t_R \& t_F$) = 1 ns

If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

11. Power up Sequence

Power up must be performed in the following sequence.

- 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state.
- 2) Start clock and maintain stable condition for minimum 200 μ s, then bring CKE= "H" and, it is recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.

 * The Auto Refresh command can be issue before or after Mode Register Set command



Timing Waveforms




Figure 19. AC Parameters for Write Timing (Burst Length=4)



Non't Care




Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)







Figure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)



INSIGNIS



25




Figure 23. Self Refresh Entry & Exit Cycle

Note:

To Enter SelfRefresh Mode

- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum tras is required before exit from SelfRefresh.

To Exit SelfRefresh Mode

- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for valid setup time and hold time.
- 7. CS# starts from high.
- 8. Minimum txsR is required after CKE going high to complete SelfRefresh exit.
- 9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.



Figure 24.1. Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=2)






Figure 24.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)







Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)





CLK CKE Valid CS# WE# BA0,1 A10 DQM DQ Ax2 ACTIVE PRECHARGE STANDBY Clock Suspension Precharge STANDBY Read Activate Clock Suspension Power Down Command Command Cammand Start Mode Exit Bank A Bank A Bank A Power Down Power Down Commad **Mode Entry** Mode Exit Power Down Mode Entry

Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)





Figure 27.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)








Figure 27.2. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=3)







Figure 28. Random Column Write (Page within same Bank) (Burst Length=4)










Figure 29.1. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=2)



Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)







CLK High CKE CS# RAS# CAS# WE# BA0,1 A10 A0-A9 RAX DQM \ DQ DBx DBx5 Activate Activate Write Precharge Write Precharge Activate Command Command Command Cammand Command Command Command Command Bank B Bank A Bank B Bank A Bank A

Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)



Figure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)







Figure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)





Read

Bank A

Cammand

Bank A

Command Command

Bank B


CKE \ 22 CS# RAS# CAS# DQM \ DQ Hi-Z T Read Precharge Read Activate Read Activate Read Read

Command

Bank B

Bank B

Figure 32.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)



Precharge Command Bank A

Bank B

Command

Bank B

Command Command Command

Bank B Bank A



Figure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)






Figure 33. Interleaved Column Write Cycle (Burst Length=4)






Figure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)




Figure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)






Figure 35. Auto Precharge after Write Burst (Burst Length=4)






Figure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)






Figure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)






Figure 37. Full Page Write Cycle (Burst Length=Full Page)







Figure 38. Byte Read and Write Operation (Burst Length=4, CAS# Latency=2)



Note: M represent DQ in the byte m; N represent DQ in the byte n.







Figure 39. Random Row Read (Interleaving Banks)
(Burst Length=4, CAS# Latency=2)





Figure 40. Full Page Random Column Read

(Burst Length=Full Page, CAS# Latency=2)








Bank A

Bank A

CKE \ 22 CS# RAS# CAS# WE# A10 A0-A9 twr? t_{RP}) DQM t_{RCD} DO Hi-Zi DBy DBv DBz DBx DBz Write Write Activate Write Write Activate Precharge Command Bank B Cammand Command Command **Command Command** Command (Precharge Temination) Bank B Bank A Bank B Bank B Bank A Bank B Activate Write Write Write Data Command Command Command are masked

Figure 41. Full Page Random Column Write (Burst Length=Full Page)



Bank B



Figure 42. Precharge Termination of a Burst (Burst Length=4, 8 or Full Page, CAS# Latency=3)






Figure 43. 86 Pin TSOP II Package Outline Drawing Information

Symbol	Dimension in inch			Dimension in mm		
	Min	Normal	Max	Min	Normal	Max
Α	_	_	0.047	_	_	1.20
A1	0.002	0.004	0.008	0.05	0.10	0.2
A2	0.035	0.039	0.043	0.9	1	1.1
В	0.007	0.009	0.011	0.17	0.22	0.27
С	_	0.005	_	_	0.127	_
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
е	_	0.0197	_	_	0.50	_
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	_	0.0315	_	_	0.80	_
S	_	0.024	_	_	0.61	_
у	_	_	0.004	_	_	0.10
θ	0°	_	8°	0°	_	8°

Notes:

- 1. Dimension D&E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.
- 4. Controlling dimension: mm

