

4M x16 bit DDR Synchonous DRAM

Overview

The 64Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a quad 1M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and CK#. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh, are easy to use. In addition, 64Mb DDR features a programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and high performance.

Features

- JEDEC Standard Compliant
- AEC-Q100 Compliant
- Fast clock rate: 200MHz
- Differential Clock CK & CK#
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 1M x 16-bit for each bank
- Programmable Mode and Extended Mode registers - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0

- Auto Refresh and Self Refresh
- Effective refresh rate
 - 64ms @ -40°C \leq T_C \leq +85°C
 - 32ms @ +85°C < T_C \leq +95°C
 - 16ms @ +95°C < T_C \leq +105°C
- Precharge & active power down
- Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$
- Interface: SSTL_2 I/O Interface
- Operating Temperature:
 Automotive Temperature (-40°C~105°C)
- Packaging:
 - 66 Pin TSOP II, 0.65mm pin pitch
 - 60-Ball, 8x13x1.2 mm (max) FBGA
 - Pb and Halogen Free

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

How to Order

Function	Density	10	Pkg	Pkg Size	Speed &	Option	INSIGNIS PART
		Width	Туре		Latency		NUMBER:
DDR	64Mb	x16	FBGA	8x13 (x1.2)	DDR400	Automotive Temp	NDD66PFD-2AAT
DDR	64Mb	x16	TSOPII	66l 10x22 (x1.2)	DDR400	Automotive Temp	NDD66PT6-2AAT

Visit: http://insignis-tech.com/how-to-buy







Figure 1. TSOPII Pin Assignment (Top View)








3







Pin Descriptions

Table 2. Pin Details	Table	2.	Pin	Details
----------------------	-------	----	-----	---------

Symbol	Туре	Description
CK, CK	Input	Differential Clock: CK, \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Input and output data is referenced to the crossing of CK and \overline{CK} (both directions of the crossing).
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge).
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	Column Address Strobe: The \overline{CAS} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} is held "HIGH" and \overline{CS} is asserted "LOW," the column access is started by asserting \overline{CAS} "LOW." Then, the Read or Write command is selected by asserting \overline{WE} "HIGH" or "LOW."
WE	Input	Write Enable: The \overline{WE} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{CAS} signals and is latched at the positive edges of CK. The \overline{WE} input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS, UDQS	Input / Output	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
Vdd	Supply	Power Supply: $2.5V \pm 0.2V$.
Vss	Supply	Ground
Vddq	Supply	DQ Power: 2.5V \pm 0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
Vref	Supply	Reference Voltage for Inputs: +0.5 x VDDQ
NC	-	No Connect: These pins should be left unconnected.



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Command	State	CKEn-1	CKEn	DM	BA0,1	A10	A0-9, 11	cs	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Ro	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	Х	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	н	Х	х	V	н	address (A0 ~ A7)	L	н	L	L
Read	Active ⁽³⁾	Н	Х	Х	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	н	Х	Х	V	Н	address (A0 ~ A7)	L	Н	L	Н
(Extended) Mode Register Set	Idle	Н	Х	Х		OP o	ode	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	н	Х	Х	Х	Х	Н	Х	Х	Х
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	Idle	н	L	Х	Х	Х	Х	Н	Х	Х	Х
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode	Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
Entry								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Input Mask Enable ⁽⁵⁾	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

Table 3. Truth Table (Note (1), (2))

Notes: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

2. CKE_n signal is input level when commands are provided.

CKE_{n-1} signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

4. Device state is 2, 4, and 8 burst operation.

5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on CS, RAS, CAS, WE, BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which \overline{CS} , RAS, CAS and WE are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.




Table 4. Mode Register Bitmap

• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, and 8.

Table 5. Burst Length

			5
A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 0. Addressing Mode					
A3	Addressing Mode				
0	Sequential				
1	Interleave				

Table 6. Addressing Mode

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Dunat Lan ath	Start Address			O a muchtic l	linte il e e ve	
Burst Length	A2	A1	A0	Sequential	Interleave	
2	Х	Х	0	0, 1	0, 1	
2	Х	Х	1	1, 0	1, 0	
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3	
4	Х	0	1	1, 2, 3, 0	1, 0, 3, 2	
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1	
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0	
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
o	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	

Table 7. Burst Address ordering

• CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \leq CAS$ Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved



These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset
Х	1	Test Mode

Table 9. Test Mode

• (BA0, BA1)


BA1	BA0	A11 ~ A0					
RFU	0	MRS Cycle					
RFU	1	Extended Functions (EMRS)					

Table 10 MRS/FMRS

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, and therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0 ~ A11, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.







Symbol	ltem		Rating	Unit
Vin, Vout	Input, Output Vo	oltage	- 0.5~ Vddq + 0.5	V
Vdd, Vddq	Power Supply Vo	oltage	- 1~3.6	V
TA	Ambient Temperature	Automotive Temperature	-40~105	°C
Tstg	Storage Temperature		-55~150	°C
PD	Power Dissipation		1	W
los	Short Circuit Output	t Current	50	mA

Table 12. Absolute Maximum Rating

Note: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 13. Recommended D.C. Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Note
Vdd	Power Supply Voltage	2.3	2.7	V	
Vddq	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V	
Vref	Input Reference Voltage	0.49 x Vddq	0.51 x Vddq	V	
VIH (DC)	Input High Voltage (DC)	Vref + 0.15	Vddq + 0.3	V	
Vı∟(DC)	Input Low Voltage (DC)	-0.3	Vref – 0.15	V	
Vtt	Termination Voltage	Vref - 0.04	Vref + 0.04	V	
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	VDDQ + 0.3	V	
VID (DC)	Input Different Voltage, CK and \overline{CK} inputs	0.36	Vddq + 0.6	V	
lı	Input leakage current	-2	2	μA	
loz	Output leakage current	-5	5	μA	
Іон	Output High Current	-16.2	-	mA	Voн = 1.95V
Iol	Output Low Current	16.2	-	mA	VOL = 0.35V

(V_{DD} = 2.5V \pm 0.2V, T_A = -40~105 °C)

Note: All voltages are referenced to Vss.

	$(\mathbf{v} D D = \mathbf{Z} \cdot \mathbf{J} \mathbf{v}, \mathbf{I}$	= 11 1 112, 1A =	23 0)	
Parameter	Min.	Max.	Delta	Unit
Input Capacitance (CK, CK)	2	3	0.25	pF
Input Capacitance (All other input-only pins)	2	3	0.5	рF
DQ, DQS, DM Input/Output Capacitance	4	5	0.5	рF
	Parameter Input Capacitance (CK, CK) Input Capacitance (All other input-only pins)	ParameterMin.Input Capacitance (CK, CK)2Input Capacitance (All other input-only pins)2	ParameterMin.Max.Input Capacitance (CK, CK)23Input Capacitance (All other input-only pins)23	Input Capacitance (CK, \overline{CK})230.25Input Capacitance (All other input-only pins)230.5

Table 14. TSOP Capacitance (VDD = 2.5V, f = 1MHz, TA = 25 °C)

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Table 14.1. FBGA Capacitance (VDD = 2.5V, f = 1MHz, TA = 25 °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
CIN1	Input Capacitance (CK, CK)	1.5	2.5	0.25	pF
CIN2	Input Capacitance (All other input-only pins)	1.5	2.5	0.5	pF
CI/O	DQ, DQS, DM Input/Output Capacitance	3.5	4.5	0.5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Table 15. D.C. Characteristics $(V_{DD} = 2.5V \pm 0.2V, T_A = -40 \sim 105 \circ C)$

Devender 9 Test Condition		-5B (DDR400)	
Parameter & Test Condition	Symbol	Max.	- Unit
OPERATING CURRENT : One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	60	mA
OPERATING CURRENT : One bank; Active-Read-Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	66	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tCK=tCK(min); CKE=LOW	IDD2P	4.8	mA
IDLE STANDBY CURRENT : CKE = HIGH; CS =HIGH(DESELECT); All banks idle; tck=tck(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2N	30	mA
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tCK=tCK(min)	IDD3P	21	mA
ACTIVE STANDBY CURRENT : CS =HIGH;CKE=HIGH; one bank active; tRC=tRC(max); tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	48	mA
OPERATING CURRENT BURST READ : BL=2; READs; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); lout=0mA; 50% of data changing on every transfer	IDD4R	108	mA
OPERATING CURRENT BURST Write : BL=2; WRITEs; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tcκ=tcκ(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	102	mA
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	78	mA
SELF REFRESH CURRENT: Self Refresh Mode; CKE \leq 0.2V; tCK=tCK(min)	IDD6	4	mA
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	132	mA




Table 16. Electrical Characteristics and Recommended A.C. Operating Condition ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40$ ~85 °C or -40~105 °C)

0	Denemator			-5B (DDR400)	
Symbol	Parameter		Min.	Max.	Unit
		CL = 2	7.5	12	ns
tск	Clock cycle time	CL = 2.5	6	12	ns
		CL = 3	5	12	ns
t _{CH}	Clock high level width		0.45	0.55	tск
tc∟	Clock low level width		0.45	0.55	tск
t _{DQSCK}	DQS-out access time from CK, CK#		-0.6	0.6	ns
tAC	Output access time from CK, CK#		-0.7	0.7	ns
tDQSQ	DQS-DQ Skew		-	0.4	ns
t _{HZ}	DQ & DQS high-impedance time from CK / C	K#	-	0.7	ns
tLZ	DQ & DQS low-impedance time from CK / CK		-0.7	0.7	ns
	Read preamble	ΔTF	0.9	1.1	tcĸ
tRPST	Read postamble		0.4	0.6	tcĸ
tDQSS	CK to valid DQS-in		0.4	1.25	tck
twpres	DQS-in setup time		0.72	-	ns
	DQS-In setup time		0.25		tcĸ
twpre	DQS write postamble		0.25	0.6	tck
togsh	DQS while postallible DQS in high level pulse width		0.4		tck
	DQS in low level pulse width		0.35	-	
					tcĸ
toss	DQS falling edge to CK setup time		0.2	-	tcĸ
tdsh	DQS falling edge hold time from CK		0.2	-	tcĸ
tis	Address and Control input setup time		0.7	-	ns
tiH	Address and Control input hold time		0.7	-	ns
t _{DS}	DQ & DM setup time to DQS		0.4	-	ns
t _{DH}	DQ & DM hold time to DQS		0.4	-	ns
t _{QHS}	Data Hold Skew Factor		-	0.5	ns
t _{HP}	Clock half period		(tcl, tch)min	-	ns
t _{QH}	DQ/DQS output hold time from DQS		t _{HP} - t _{QHS}	-	ns
t _{RC}	Row cycle time		55	-	ns
t _{RFC}	Refresh row cycle time		70	-	ns
tras	Row active time		40	70k	ns
t RCD	Active to Read or Write Delay		15	-	ns
t RP	Row precharge time		15	-	ns
t _{RRD}	Row active to Row active delay		10	-	ns
t wr	Write recovery time		15	-	ns
t _{WTR}	Internal Write to Read command Delay		10	-	ns
t MRD	Mode register set cycle time		10	-	ns
tdal	Auto precharge write recovery + Precharge time		twr + t _{RP}	-	tск
tipw	Control and Address input pulse width		2.2	-	ns
t DIPW	DQ & DM input pulse width (for each input)		1.75	-	ns
t _{XSRD}	Self refresh exit to read command delay		200		tск
t _{XSNR}	Exit self refresh to non-read command		75	-	tск
trefi	Refresh interval time		-	$\begin{array}{l} 1.95 \; (-40^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +85^{\circ}\text{C}) \; / \\ 3.9 \; (+85^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +95^{\circ}\text{C}) \; / \\ 7.8 \; (+95^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +105^{\circ}\text{C}) \end{array}$	μS
t _{RAP}	Active to Autoprecharge Delay		trcd or trasmin	-	ns

Table 17. Recommended A.C. Operating Conditions

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40 \sim 105 \circ C)$

Symbol	Parameter	Min.	Max.	Unit
Viн (AC)	Input High Voltage (AC)	Vref + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	Vref – 0.31	V
VID (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	Vddq + 0.6	V
VIX (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	0.5 x VDDQ-0.2	0.5 x Vddq+0.2	V


Notes:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to $V_{\mbox{\scriptsize SS}}.$
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during t_{CK} .
- 4. Power-up sequence is described in Note 6.
- 5. A.C. Test Conditions

Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 x Vddq
Output Load	Reference to the Test Load
Input Signal Levels	Vref + 0.35 V / Vref - 0.35 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 x Vddq

Figure 4. SSTL_2 A.C. Test Load





6. Power up Sequence

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

7. For command/address slew rate \geq 0.5V/ns and <1.0V/ns. For CK & CK slew rate \geq 1.0V/ns.



Timing Waveforms





Figure 5. Activating a Specific Row in a Specific Bank

RA=Row Address BA=Bank Address



Figure 6. tRCD and tRRD Definition








Figure 7. READ Command

CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge








Figure 8. Read Burst Required CAS Latencies (CL=3)




Figure 9. Consecutive Read Bursts Required CAS Latencies (CL=3)


DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device



4Mx16 - NDD66P


Non't Care












DO n, etc. =Data Out from column n, etc. n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks







DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

Don't Care




Figure 13. Read to Write Required CAS Latencies (CL=3)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order









Figure 14. Read to Precharge Required CAS Latencies (CL=3)

Don't Care







CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge








Figure 16. Write Max DQSS

DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)









Figure 17. Write Min DQSS

DI n = Data In for column n 3 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)








Figure 18. Write Burst Nom, Min, and Max tDQSS

DI n = Data In for column n 3 subsequent elements of Data are applied in the programmed order following DI n A non-interrupted burst of 4 is shown A10 is LOW with the WRITE command (AUTO PRECHARGE disabled) DM=UDM & LDM








Figure 19. Write to Write Max tDQSS


DI n, etc. = Data In for column n,etc.

3 subsequent elements of Data In are applied in the programmed order following DI n 3 subsequent elements of Data In are applied in the programmed order following DI o Non-interrupted bursts of 4 are shown DM= UDM & LDM









DI n, etc. = Data In for column n, etc.


3 subsequent elements of Data In are applied in the programmed order following DI n 3 subsequent elements of Data In are applied in the programmed order following DI o Non-interrupted bursts of 4 are shown DM= UDM & LDM



4Mx16 - NDD66P

NDD66Pv0.1-64Mb(x16)20181003





DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM= UDM & LDM






Figure 22. Write to Read Max tDQSS Non-Interrupting

DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= UDM & LDM








Figure 23. Write to Read Max tDQSS Interrupting

DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= UDM & LDM



NDD66Pv0.1-64Mb(x16)20181003




Figure 24. Write to Read Max tDQSS, ODD Number of Data, Interrupting

DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= LDM & UDM








Figure 25. Write to Precharge Max tDQSS, Non-Interrupting

DI n = Data In for column n

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= UDM & LDM



4Mx16 - NDD66P






Figure 26. Write to Precharge Max tDQSS, Interrupting

DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point

DM= UDM & LDM








Figure 27. Write to Precharge Max tDQSS ODD Number of Data Interrupting

DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4


*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM












BA= Bank Address (if A10 is LOW, otherwise don't care)






4Mx16 - NDD66P














DI n = Data In for column n Burst Length = 4 in the case shown 3 subsequent elements of Data In are applied in the programmed order following DI n






Figure 32. Data Output (Read) Timing



Burst Length = 4 in the case shown







*=VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up. ** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.



4Mx16 - NDD66P



38





Figure 34. Power Down Mode

No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.










Figure 35. Auto Refresh Mode

*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks) PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown








Figure 36. Self Refresh Mode

* = Device must be in the "All banks idle" state prior to entering Self Refresh mode ** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.






Figure 37. Read without Auto Precharge

* = "Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks






Figure 38. Read with Auto Precharge

DO n = Data Out from column n

Burst Length = 4 in the case shown


3 subsequent elements of Data Out are provided in the programmed order following DO n

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL*tCK/2)








Figure 39. Bank Read Access

Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)







Figure 40. Write without Auto Precharge

25% window of the corresponding positive clock edge Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks



EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$

window of the corresponding positive clock edge






Figure 42. Bank Write Access

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$

window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 43. Write DM Operation

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$


window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks




4Mx16 – NDD66P

Package Outline Drawing Information



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
E	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0°		8°	0°		8°
S		0.71			0.028	
Ωy			0.10			0.004





Symbol	Dimension (inch)			Dimension (mm)		
	Min	Nom	Max	Min	Nom	Max
А			0.047			1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.508	0.512	0.516	12.90	13.00	13.10
D1		0.252			6.40	
E1		0.433			11.00	
e1		0.039			1.00	
e2		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126			3.20	

Figure 45: FBGA 60-ball 8x13x1.2 mm (max)