# 256Mb (x32) - LPDDR2 Synchronous DRAM



## 8M x 32 bit LPDDR2 Synchronous DRAM

#### Overview

The 256Mb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. Mobile LPDDR2 is a high-speed SDRAM internally configured as 4-banks of 2,097,152 words by 32 bits memory device. These devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system.

The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2 devices also use double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4n pre-fetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or WRITE access for the LPDDR2 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM/NVM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

## **Features**

- Fast clock rate: 400/533 MHz
- Differential Clock inputs CK/CK#
- JEDEC standard Compliant
- Four-bit prefetch DDR architecture
- Four internal banks, 2M x 32-bit for each bank
- Double data rate architecture for command, address and data Bus
- Bidirectional/differential data strobe per byte of data DQS/DQS#
- Programmable Mode Registers
  - READ and WRITE latencies (RL/WL)
  - Burst length: 4, 8, or 16
  - PASR (Partial Array Self Refresh)
- Auto TCSR (Temperature Compensated Self Refresh)
- · Auto Refresh and Self Refresh
- Deep power-down
- 4096 refresh cycles / 32ms
- Power supplies:
  - $-VDD1 = 1.8V (1.7V \sim 1.95V)$
  - $-VDD2 = 1.2V (1.14V \sim 1.3V)$
  - VDDCA /VDDQ = 1.2V (1.14V~1.3V)
- Interface: HSUL 12
- Operating temperature range:
  - Extended Test (ET): -25~85°C
- Package:
  - 134-ball 10 x 11.5 x 1.0mm (max) FBGA
  - Pb Free and Halogen Free

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

## **How to Order**

Function	Density	10	Pkg	Pkg Size	Speed &	Option	INSIGNIS PART
		Width	Type		Latency		NUMBER:
LPDDR2	256Mb	X32	FBGA	10x11.5(x1.0)	800-5-5-5	Extended Test	NLB33PFL-4DET
LPDDR2	256Mb	X32	FBGA	10x11.5(x1.0)	1066-6-6-6	Extended Test	NLB33PFL-5EET

Visit: <a href="http://insignis-tech.com/how-to-buy">http://insignis-tech.com/how-to-buy</a>



Figure 1. Ball Assignment (FBGA Top View)

	1	2	3	4	5	6	7	8	9	10
Α	NC	NC							NC	) NC
В	NC	NC	NC		(VDD2)	VDD1	DQ31	DQ29	) (DQ26	) NC
С	VDD1	vss	NC		vss	VSSQ	VDDQ	DQ25	) (VSSQ	(VDDQ)
D	vss	(VDD2)	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3#	) (VSSQ)
Ε	VSSCA	CA9	CA8		DQ28	DQ24	DM3	DQ15	(VDDQ	VSSQ
F	VDDCA	CA6	CA7		VSSQ	DQ11	DQ13	DQ14	) (DQ12	(VDDQ)
G	VDD2	CA5	VREFCA		DQS1#	DQS1	DQ10	DQ9	DQ8	) (vssq)
Н	VDDCA	vss	CK#		DM1	VDDQ				
J	VSSCA	NC	CK		VSSQ	VDDQ	(VDD2)	VSS	VREFDQ	)
Κ	CKE	NC	NC		DM0	VDDQ				
L	CS#	NC	NC		DQS0#	DQS0	DQ5	DQ6	DQ7	) (VSSQ)
М	CA4	CA3	CA2		VSSQ	DQ4	DQ2	DQ1	DQ3	VDDQ
N	VSSCA	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	(VDDQ	) (VSSQ)
Р	vss	(VDD2)	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2#	) (vssq)
R	VDD1	vss	NC		vss	VSSQ	VDDQ	DQ22	) (VSSQ	(VDDQ)
Т	NC	NC	NC		VDD2	VDD1	DQ16	DQ18	) (DQ21	) NC
U	NC	NC							NC	) NC

PASR, TCSR, DS CK-CLOCK **EXTENDED** CK# BUFFER MODE REGISTER 2M x 32 Row Decoder CKE **CELL ARRAY** (BANK #0) Column Decoder SELF REFRESH LOGIC & TIMER CONTROL **SIGNAL** GENERATOR 2M x 32 Decode **CELL ARRAY** COMMAND/ CS# (BANK #1) ADDRESS CA0~9 Column Decoder DECODER MODE REGISTER COLUMN COUNTER 2M x 32 CELL ARRAY ADDRESS (BANK #2) BUFFER Column Decoder REFRESH COUNTER DATA DQS0~3 **STROBE** DQS0#~3# **BUFFER** DQ 2M x 32 Row Decoder Buffer **CELL ARRAY** (BANK #3) DQ0~31€ Column Decoder DM0~3

Figure 2. Block Diagram



Deep power-down DPDX Power applied Power-on Automatic sequence RESET Command sequence Self refreshing MRR Resetting Resetting MR reading DPD SREPT Resetting power-down MRR REF Idle Idle<sup>1</sup> Refreshing MR reading Idle MR writing ACT Active PR MR reading ower-down Active BST BST WR RD PR = PRECHARGE PRA = PRECHARGE ALL ACT = ACTIVATE Writing Reading WR(A) = WRITE (with auto precharge) RD(A) = READ (with auto precharge) PR, PRA BST = BURST TERMINATE WRA RDA RESET = RESET is achieved through MRW command MRW = MODE REGISTER WRITE Writing Reading MRR = MODE REGISTER READ with auto precharge with auto precharge PD = enter power-down PDX = exit power-down SREF = enter self refresh SREFX = exit self refresh Precharging DPD = enter deep power-down DPDX = exit deep power-down REF = REFRESH

Figure 3. State Diagram

Note: 1. All banks are precharged in the idle state.



# **Ball Descriptions**

**Table 1. Ball Descriptions** 

Symbol	Туре	Description
CK, CK#	Input	<b>Differential Clock:</b> CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS# and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS#	Input	<b>Chip Select:</b> CS# is considered part of the command code and is sampled at the rising edge of CK.
CA0 - CA9	Input	<b>DDR Command/Address Inputs:</b> Provide the command and address inputs according to the command truth table.
DQ0 - DQ31	Input / Output	Data input/output: Bidirectional data bus.
DQS0 - DQS3	Input / Output	<b>Data Strobe:</b> The data strobe is bi-directional (used for read and write data) and differential (DQS and DQS#). It is output with read data and input with write data.
DQS0# - DQS3#	Jaipar	DQS is edge-aligned to read data and centered with write data.  DQS0 and DQS0# correspond to the data on DQ0 - DQ7.  DQS1 and DQS1# correspond to the data on DQ8 - DQ15.  DQS2 and DQS2# correspond to the data on DQ16 - DQ23.  DQS3 and DQS3# correspond to the data on DQ24 - DQ31.
DM0 – DM3	Input	Input Data Mask: DM is an input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM0 is the input data mask signal for the data on DQ0-7. DM1 is the input data mask signal for the data on DQ8-15. DM2 is the input data mask signal for the data on DQ16 – DQ23. DM3 is the input data mask signal for the data on DQ24 – DQ31.
$V_{DDQ}$	Supply	<b>DQ Power Supply:</b> Provide isolated power to DQs for improved noise immunity.
$V_{SSQ}$	Supply	<b>DQ Ground:</b> Provide isolated ground to DQs for improved noise immunity.
V <sub>DDCA</sub>	Supply	Command/address power supply: Command/address power supply.
V <sub>SSCA</sub>	Supply	Ground for Input Receivers
$V_{DD1}$	Supply	Core power: Supply 1.
$V_{DD2}$	Supply	Core power: Supply 2.
V <sub>SS</sub>	Supply	Ground
VREFCA, VREFDQ	Supply	<b>Reference voltage:</b> V <sub>REFCA</sub> is reference for command/address input buffers, V <sub>REFDQ</sub> is reference for DQ input buffers.
ZQ	Reference	Reference Pin for Output Drive Strength Calibration
NC	-	No Connect: No internal connection.



## **Truth Tables**

Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

**Table 1. Command Truth Table** 

				Table 1. Command Truth Table										
		nmand							Pins					СК
Command		KE	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
	CK <sub>n-1</sub>	CKn						1440	1404	1440	1440	340.4	1405	£
MRW	н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
			Χ .	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	<u>_</u>
			X	MA6	MA7	Х	X	Х	Х	Х	X	Х	Х	7_
Refresh (All	Н	Н	L	L	L	Н	Н	Х	Х	Х	Х	Х	Х	<u>_</u>
bank)			Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	<b>T</b>
Enter	Н	L	L	L	L	Н	Х	Х	Х	Х	Х	Х	Х	<u>_</u>
Self Refresh	Х		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Ŧ
Activate	Н	н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	Х	£
			Х	R0	R1	R2	R3	R4	R5	R6	R7	Х	Х	7_
Write	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	Х	₹
			Х	AP	C3	C4	C5	C6	C7	Х	Х	Х	Х	Z
Read	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	Х	₹
Nead			Χ	AP	C3	C4	C5	C6	C7	Х	Х	Х	Х	7_
Precharge	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	Х	₹
rrecharge	''		Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Ŧ
BST	Н	Н	L	Н	Н	L	L	Х	Х	Х	Х	Х	Х	Ŧ
ВОТ			Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Ŧ
Enter DPD	Н	L	L	Н	Н	L	Х	Х	Х	Х	Х	Х	Х	₹
Linei Di D	Х	_	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	7
NOP	П	Н	L	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	₹
NOP		""	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	μ
Maintain PD,		,	L	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	1
SREF, DPD (NOP)	L	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	7
,			Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	₹
NOP	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	₹.
Maintain	_		Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	₹
PD, SREF, DPD (NOP)	L	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	7_
Enter	Н	_	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	£
Power Down	Х	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	7_
Exit PD,	L	_	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	£
SREF, DPD	Х	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	7_
	l			i .	i .		1	i .	l	l	l	l		



- 1. All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of
- 2. Bank addresses (BA) determine which bank will be operated upon.
- 3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
- 4. "X" indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L).
- 5. Self refresh exit and DPD exit are asynchronous.
- 6. VREF must be between 0 and VDDQ during self refresh and DPD operation.
- 7. CAxr refers to command/address bit "X" on the rising edge of clock.8. CAxf refers to command/address bit "X" on the falling edge of clock.
- 9. CS# and CKE are sampled on the rising edge of the clock.
- 10. The least-significant column address Co is not transmitted on the CA bus, and is inferred to be zero.



#### **Table 2. CKE Truth Table**

Notes 1–5 apply to all parameters and conditions; L = LOW, H = HIGH, X = "Don't Care"

Current State	CKn-1	<b>CK</b> n	CS#	Command n	Operation n	Next State	Note
Active	L	L	Х	Х	Maintain active power- down	Active power-down	
power-down	L	Н	Н	NOP	Exit active power-down	Active	6, 7
Idle	L	L	Х	X Maintain active power- down		ldle power-down	
power-down	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle	L	L	Х	Х	Maintain resetting power- down	Resetting power-down	
power-down	L	Н	Н	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8
Deep	·		Deep power-down				
power-down	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh	Self refresh	
Sell Tellesii	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank active	Н	L	Н	NOP	Enter active power-down	Active power-down	
	Н	L	Η	NOP	Enter idle power-down	ldle power-down	
All banks idle	н	L	L	Enter self refresh	Enter self refresh	Self refresh	
	Н	L	L	DPD	Enter self refresh	Deep power-down	
Resetting	Н	L	Н	NOP	Enter resetting power- down	Resetting power-down	
Other states	Н	Η		Ref	er to the command truth table		

- 1. Current state = the state of the device immediately prior to the clock rising edge n.
- 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 3. CKEn = the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 4. CS# = the logic state of CS# at the clock rising edge n.
- 5. Command n = the command registered at clock edge n, and operation n is a result of command n.
- 6. Power-down exit time (tXP) must elapse before any command other than NOP is issued.
- 7. The clock must toggle at least twice prior to the tXP period.
- 8. Upon exiting the resetting power-down state, the device will return to the idle state if tINIT5 has expired.
- 9. The DPD exit procedure must be followed as described in Deep Power-Down.
- 10. Self refresh exit time (tXSR) must elapse before any command other than NOP is issued.
- 11. The clock must toggle at least twice prior to the tXSR time.



#### Table 3. Current State Bank n - Command to Bank n

Notes 1-5 apply to all parameters and conditions.

Current State	Command	Operation	Next State	Note
Any	NOP	Continue previous operation	Current state	
	ACTIVATE	Select and activate row	Active	
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	6
Idle	MRW	Load value to mode register	MR writing	6
lale	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	6, 7
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8, 9
	READ	Select column and start read burst	Reading	
Daw active	WRITE	Select column and start write burst	Writing	
Row active	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
	READ	Select column and start new read burst	Reading	10, 11
Reading	WRITE	Select column and start write burst	Writing	10, 11,12
	BST	Read burst terminate	Active	13
	WRITE	Select column and start new write burst	Writing	10, 11
Writing	READ	Select column and start read burst	Reading	10, 11,14
	BST	Write burst terminate	Active	13
Power-on	MRW RESET	Begin device auto initialization	Resetting	6, 8
Resetting	MRR	Read value from mode register	Resetting MR reading	

- 1. Values in this table apply when both CKE n-1 and CKEn are HIGH, and after tXSR or tXP has been met, if the previous state was power-down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:
  - Idle: The bank or banks have been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress.
  - Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.
  - Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.
- 4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that banks current state.
  - Precharge: Starts with registration of a PRECHARGE command and ends when tRP is met. After tRP is met, the bank is in the idle state.
  - Row activate: Starts with registration of an ACTIVATE command and ends when tRCD is met. After tRCD is met, the bank is in the active state.
  - READ with AP enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.
  - WRITE with AP enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.
- 5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states.
  - Refresh (all banks): Starts with registration of a REFRESH (all banks) command and ends when tRFCab is met. After tRFCab is met, the device is in the all banks idle state.



- Idle MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state.
- Resetting MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state.
- Active MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR
  is met, the bank is in the active state.
- MR writing: Starts with registration of the MRW command and ends when tMRW is met. After tMRW is met, the device is in the all banks idle state.
- Precharging all: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. After tRP is met, the device is in the all banks idle state.
- 6. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 7. Not bank-specific.
- 8. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.
- 10. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 11. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 12. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 13. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.
- 14. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.



## Table 4. Current State Bank n - Command to Bank m

Notes 1-6 apply to all parameters and conditions.

Current State of Bank n	Command to Bank m	Operation	Next State for Bank m	Note
		•		
Any	NOP	Continue previous operation	Current state of bank m	7
Idle	Any ACTIVATE	Any command supported to bank m  Select and activate row in bank m	A philips	7
	ACTIVATE		Active	8
D	READ	Select column and start READ burst from bank m	Reading	9
Row activating,	WRITE	Select column and start WRITE burst to bank m	Writing	9
Active or	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
precharging	MRR	READ value from mode register	Idle MR reading or active MR reading	11,12,13
	BST	READ or WRITE burst terminates an ongoing READ/WRITE from/to bank m	Active	7
Reading	READ	Select column and start READ burst from bank m	Reading	9
(auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9,14
disabled)	ACTIVATE	Select and activate row in bank m	Active	
,	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing	READ	Select column and start READ burst from bank m	Reading	9,15
(auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9
disabled)	ACTIVATE	Select and activate row in bank m	Active	
,	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,16
Reading with auto	WRITE	Select column and start WRITE burst to bank m	Writing	9,14,16
precharge	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing with	READ	Select column and start READ burst from bank m	Reading	9,15,16
auto	WRITE	Select column and start WRITE burst to bank m	Writing	9,16
precharge	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17,18
Resetting	MRR	Read value from mode register	Resetting MR reading	

- 1. This table applies when: the previous state was self refresh or power-down; after tXSR or tXP has been met; and both CKEn -1 and CKEn are HIGH.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:
  - Idle: The bank has been precharged and tRP has been met.
  - Active: A row in the bank has been activated, tRCD has been met, no data bursts or accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated.
  - Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.
- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.



- 5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
- 6. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:
  - Idle MRR: Starts with registration of the MRR command and ends when tMRR has been met. After tMRR is
    met, the device is in the all banks idle state.
  - Reset MRR: Starts with registration of the MRR command and ends when tMRR has been met. After tMRR
    is met, the device is in the all banks idle state.
  - Active MRR: Starts with registration of the MRR command and ends when tMRR has been met. After tMRR is met, the bank is in the active state.
  - MRW: Starts with registration of the MRW command and ends when tMRW has been met. After tMRW is
    met, the device is in the all banks idle state.
- 7. BST is supported only if a READ or WRITE burst is ongoing.
- 8. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 9. READs or WRITEs listed in the command column include READs and WRITEs with or without autoprecharge enabled.
- 10.A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 11.MRR is supported in the row-activating state.
- 12.MRR is supported in the precharging state.
- 13. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
- 15. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
- 16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge clarification table are met.
- 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 18. RESET command is achieved through MODE REGISTER WRITE command.

#### **Table 5. DM Truth Table**

Functional Name	DM	DQ	Note
Write enable	L	Valid	1
Write inhibit	Н	X	1

#### Notes:

1. Used to mask write data, and is provided simultaneously with the corresponding input data.



## **Functional Description**

Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4n pre-fetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or WRITE access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed.

The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

## **Power-Up and Initialization**

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory. Power-up and initialization by means other than those specified will result in undefined operation.

## 1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW (≤0.2 ×V<sub>DDCA</sub>), and all other inputs must be between V<sub>ILMIN</sub> and V<sub>IHMAX</sub>. The device outputs remain at High-Z while CKE is held LOW. On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch up.

The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply betweenTa and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration tINIT0 (Tb -Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100mV.

Voltage Ramp Completion:

After Ta is reached:

- VDD1 must be greater than VDD2 200mV
- VDD1 and VDD2 must be greater than VDDCA—200mV
- VDD1 and VDD2 must be greater than VDDQ—200mV
- V<sub>REF</sub> must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least tINIT1=100ns, after which CKE can be asserted HIGH. The clock must be stable at least  $tINIT2=5 \times tCK$  prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (and to subsequent falling and rising edges). If any MRRs are issued, the clock period must be within the range defined for tCKb (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters



(for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3=200µs (Td).

#### 2. RESET Command

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands.

## 3. MRRs and Device Auto Initialization (DAI) Polling

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications.

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of tlNIT5, or until the DAI bit is set, before proceeding. Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command.

The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.

#### 4. ZQ Calibration

After tINIT5 (Tf), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands.

The device is ready for normal operation after tZQINIT.

#### 5. Normal Operation

After (Tg), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration. After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH.




Figure 4. Power Ramp and Initialization Sequence

Note: Midlevel on the CA bus indicates valid NOP.



**Table 6. Initialization Timing Parameters** 

D	Va	lue	I I i t	Comment		
Parameter	Min	Max	Unit	Comment		
tINIT0	-	20	ms	Maximum voltage ramp time		
tINIT1	100	-	ns	Minimum CKE LOW time after completion of voltage ramp		
tINIT2	5	-	tCK	Minimum stable clock before first CKE HIGH		
tlNIT3	200	-	μs	Minimum idle time after first CKE assertion		
tlNIT4	1	-	μs	Minimum idle time after RESET command		
tlNIT5	-	10	μs	Maximum duration of device auto initialization		
tZQINIT	1	-	μs	ZQ initial calibration (S4 devices only)		
tCKb	18	-	μs	Clock cycle time during boot		

## Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

## Power-Off

While powering off, CKE must be held LOW (≤0.2 ×VDDCA); all other inputs must be between V<sub>ILMIN</sub> and V<sub>IHMAX</sub>. The device outputs remain at High-Z while CKE is held LOW. DQ, DM, DQS, and DQS# voltage levels must be between VSSQ and VDDQ during the power-off sequence to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table. Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Required Power Supply Conditions Between Tx and Tz:

- VDD1 must be greater than VDD2 200mV.
- VDD1 must be greater than VDDCA 200mV.
- VDD1 must be greater than VDDQ 200mV.
- VREF must always be less than all other supply voltages.

The voltage difference between VSS, VSSQ, and VSSCA must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

#### **Uncontrolled Power-Off**

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off.
  The time between Tx and Tz must not exceed tPOFF. During this period, the relative voltage
  between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower
  than 0.5V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 7. Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	tPOFF	-	2	Sec



## **Mode Register Definition**

The MRR command is used to read from a register. The MRW command is used to write to a register. An "R" in the access column of the mode register assignment table indicates read-only; a "W" indicates write-only; "R/W" indicates read or write capable or enabled.

**Table 8. Mode Register Assignments** 

MD "	NA 7= 61	Table 6. WIO				7		050	050	051	050
MR#	MA [7:0]	Function	Access	OP7		OP5	OP4	OP3	OP2	OP1	OP0
0	00h	Device info	R		RFU			ZQI	DNVI	DI	DAI
1	01h	Device feature 1	W	nV	VR (for		WC	BT		BL	
2	02h	Device feature 2	W		R	FU			RL a	nd WL	
3	03h	I/O config-1	W		R	FU				S	
4	04h	SDRAM refresh rate	R	TUF		R	FU		R	efresh ı	ate
5	05h	Basic config-1	R	LPDDR2 Manufacturer ID							
6	06h	Basic config-2	R				Revis	ion ID1			
7	07h	Basic config-3	R				Revis	ion ID2			
8	08h	Basic config-4	R	I/O width Density Type					/ре		
9	09h	Test mode	W			Vend	or-spec	cific test	t mode		
10	0Ah	I/O calibration	W			(	Calibrat	tion coc	le		
11-15	0Bh≈0Fh	Reserved	-				R	FU			
16	10h	PASR_Bank	W	Bank mask					i		
17	11h	Do not use	W	W RFU							
18-19	12h-13h	Reserved	-				R	FU			
20-31	14h–1Fh				RFL	J					
32	20h	DQ calibration pattern A	R			Se	ee DQ (	Calibrat	ion		
33-39	21h–27h	Do not use									
40	28h	DQ calibration pattern B	R			Se	ee DQ (	Calibrat	ion		
41-47	29h-2Fh	Do not use									
48-62	30h-3Eh	Reserved	-				R	FU			
63	3Fh	RESET	W					Χ			
64-126	40h–7Eh	Reserved	-				R	FU			
127	7Fh	Do not use									
128-190	80h-BEh	Reserved for vendor	use	RVU							
191	BFh	Do not use									
192-254	C0h-FEh	Reserved for vendor	use				R	VU			
255	FFh	Do not use									

- 1. RFU bits must be set to 0 during MRW.
- 2. RFU bits must be read as 0 during MRR.
- 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
- 4. RFU mode registers must not be written.
- 5. WRITEs to read-only registers must have no impact on the functionality of the device.



#### Table 9. MR0 Device information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	RFU		RZQI	(Optional)	I) DNVI DI DA				
DAI (Device Au	to-Initialization St	tatus)	Read-only	OP0	0b: DAI complete 1b: DAI still in progress				
DI (Device Infor	DI (Device Information)			OP1	0b: SDRAM				
DNVI (Data Not	Valid Information	n)	Read-only	OP2	0b: DNV not supported				
RZQI (Built in S	elf Test for RZQ	Information)	Read-only	OP[4:3]	O0b: ZQ self test not supported O1b: ZQ-pin may connect to VDDCA or float 10b: ZQ-pin may short to GND  11b: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)				

#### Notes:

- 1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibration.
- 2. If ZQ is connected to VDDCA to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to VDDCA, either OP[4:3]=01 or OP[4:3]=10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
- 3. In the case of a possible assembly error (either OP[4:3]=01 or OP[4:3]=10, per Note 4), the device will default to factory trim settings for RON and will ignore ZQ calibration commands. In either case, the system might not function as Intended.
- 4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms ±1%).

**Table 10. MR1 Device Information** 

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	nWR (for AP)		WC	BT		BL		
	BL		Write - only	OP[2:0]	010b: BL4 (default) 011b: BL8 100b: BL16 All others: reserved			
вт			Write - only	OP3	0b: Sequential (default) 1b: Interleaved			
	WC			OP4	0b: Wrap (defau	ult)		
nWR= number of tWR clock cycles			Write – only	OP[7:5] <sup>1</sup>	001b: nWR = 3 010b: nWR = 4 011b: nWR = 5 100b: nWR = 6 101b: nWR = 7 110b: nWR = 8 All others: rese			

## Note:

1. The programmed value in nWR register is the number of clock cycles that determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU (twR/tck).



Table 11. Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)

П	вт	C3	C2	C1	CO	wc				Burs	st Cyc	le Nu	ımbeı	and	Burs	t Add	ress	Sequ	ence			
BL	BI	C3	62	C1	CO	WC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	46
	Λ	Χ	Χ	0b	0b	10/11010	0	1	2	3												
4	Any	Χ	Χ	1b	0b	Wrap	2	3	0	1												
-	Any	Х	Х	Х	0b	No Wrap	у	y+ 1	y+ 2	y+ 3												
		Χ	0b	0b	0b		0	1	2	3	4	5	6	7								
		Χ	0b	1b	0b		2	3	4	5	6	7	0	1								
	Seq	Χ	1b	0b	0b		4	5	6	7	0	1	2	3								
		Χ	1b	1b	0b		6	7	0	1	2	3	4	5								
		Χ	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
8		Χ	0b	1b	0b		2	3	0	1	6	7	4	5								
	Int	Χ	1b	0b	0b		4	5	6	7	0	1	2	3								
		Χ	1b	1b	0b		6	7	4	5	2	3	0	1								
	Any	Х	Х	Х	0b	No Wrap							illega	l (not	suppo	orted)						
		0b	0b	0b	0b		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		0b	0b	1b	0b		2	3	4	5	6	7	8	9	Α	В	O	D	Е	F	0	1
		0b	1b	0b	0b		4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		0b	1b	1b	0b		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
	Seq	1b	0b	0b	0b	Wrap	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
16		1b	0b	1b	0b	٦٠٠٠ها	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
	1b	1b	1b	0b	0b	] [	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
		1b	1b	1b	0b	]	E	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
	Int	Χ	Χ	Χ	0b								illega	l (not	supp	orted)						
	Any	Χ	Χ	Χ	0b	No Wrap			illegal (not supported)													

## Notes:

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. "W" means Wrap, "NW" means No Wrap, "Any" means Sequential and interleaved." Seq" means sequential and "Int" means interleaved.
- 3. For no-wrap (NW), BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0 and must not start at any address shown in the table. Non Wrap Restrictions are listed below for the respective density and bus width combinations.

Table 12. No - Wrap Restrictions

Bus Width	256Mb
	Cannot cross full page boundary
x32	FE, FF, 00, 01
	Cannot cross sub page boundary
x32	None

**Note**: No-wrap BL = 4 data orders shown are prohibited.



## Table 13. MR2 Device Feature 2

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	RI	FU		RL and WL					
				0001b: RL=3 /	WL=1 (default)				
				0010b: RL=4 /	WL=2				
				0011b: RL=5 / WL=2					
RL and WL		Write - only	OP [3:0]	0100b: RL=6/	WL=3				
		,		0101b: RL=7 / WL=4					
				0110b: RL=8 / WL=4					
				All others: rese	rved				

Table 14. MR3 I/O Configuration 1

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	RI	FU			D	S			
		0000b: reserved							
		0001b: 34.3 ohm typical							
		0010b: 40 ohm typical							
					0011b: 48 ohm typical				
DS	Write - only	OP	[3:0]	0100b: 60 ohm	typical				
		<b>.</b>	0101b: reserved						
				0110b: 80 ohm typical					
				0111b: 120 ohr	m typical		·		
				All others: rese	rved	_			

**Table 15. MR4 Device Temperature** 

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
TUF		F	RFU		SDRAM Refresh Rate				
				000b: reserved	d				
	SDRAM Refresh rate Read - only			001b: 4 x tREF	I, 4 x tREFlpb, 4	1 x tREFW.			
				010b: 2 x tREF	I, 2 x tREFlpb, 2	2 x tREFW.			
SDR				011b: 1 x tREF	I, 1 x tREFlpb, 1	1 x tREFW (<= 85	5°C).		
_			OP [2:0]	100b: reserved					
		,	3. [2.0]	101b: 0.25 x tREFI, 0.25 x tREFIpb, 0.25 x tREFW, do not de-rate SDRAM AC timing.					
				110b: 0.25 x tl AC timing.	REFI, 0.25 x tRE	Flpb, 0.25 x tRE	FW, de-rate SDRAM		
				111b: SDRAM	1 High temperatu	re operating limi	t exceeded.		
Temperature	Temperature Update Flag		OP7	0b: OP [2:0] va	alue has not char	nged since last re	ead of MR4.		
(T	UF)	Read - only	OP7	1b: OP [2:0] value has changed since last read of MR4.					

#### Notes:

- 1. A Mode Register Read from MR4 will reset OP7 to '0.'
- 2. OP7 is reset to '0' at power-up.
- 3. If OP2 equals '1,' the device temperature is greater than 85°C
- 4. OP7 is set to'1' if OP[2:0] has changed at any time since the last read of MR4.
- 5. The device might not operate properly when OP[2:0] = 000b or 111b.
- 6. For specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.
- 7. LPDDR2 devices must be de-rated by adding 1.875ns to the following core timing parameters; tRCD, tRC, tRAS, tRP, and tRRD. The tDQSCK parameter must be de-rated according to the tDQSCK de-rating value in the AC timing table. Prevailing clock frequency specifications and related setup and hold timings shall remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in the Temperature Sensor section.

## Table 16. MR5 LPDDR2 Manufacturer ID

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
	LPDDR2 Manufacturer ID										
Manufacturer ID Read-only OP[7:0] 0000 0100b: Insignis											

**Table 17. MR8 Basic Configuration 4** 

-								
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I/O v	width		Der	nsity		Туре		
Ту	Type Read – only OP [1:0] 00b: S4 SDRAM			M				
Der	nsity	Read – only	OP [5:2]	0010b: 256Mb				
I/O v	width	Read – only	OP [7:6]	00b: x32				

## Table 18. MR10 ZQ Calibration

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0					
	Calibration Code											
Calibrati	on Code	Write - only		1111 1111b: Ci 1010 1011b: Lo 0101 0110b: SI 1100 0011b: Zo All others: rese	nort calibration Q Reset	nd after initializa	tion.					

#### Notes:

- Host processor must not write MR10 with reserved values.
- 2. The device ignores calibration commands when a reserved value is written into MR10.
- 3. See AC timing table for the calibration latency.
- 4. If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see the MRW ZQ Calibration Commands section) or default calibration (through the ZQRESET command) is supported.
  If ZQ is connected to VDDCA, the device operates with default calibration and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

## Table 19. MR16 Bank Mask

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	RI	FU		Bank Mask					
Bank Mask		Write-only	OP[3:0]		nable to the ba ocked (maske	,			



OP	Bank Mask	4-Bank
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3

## **ACTIVATE Command**

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 - BA1 are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively.

The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.

#### **Read and Write Access Modes**

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles. A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that tCCD is met.

#### **Burst READ Command**

The burst READ command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL  $\times$  tCK + tDQSCK + tDQSQ after the rising edge of the clock when the READ command is issued.

The data strobe output is driven LOW tRPRE before the first valid rising strobe edge.

The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers.


Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.

## **Burst WRITE Command**

The burst WRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r –CA6r and CA1f –CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid data must be driven WL × tCK + tDQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW tWPRE prior to data input. The burst cycle data bits must be applied to the DQ pins tDS prior to the associated edge of the DQS and held valid until tDH after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.





## **BURST TERMINATE Command**

The BURST TERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including BL/2 - 1 clock cycles after a READ or WRITE command.

The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = 2 x (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command.
   The BST command truncates an ongoing READ burst RL x tCK + tDQSCK + tDQSQ after the rising edge of the clock where the BST command is issued.
  - The BST command truncates an ongoing WRITE burst WL X tCK + tDQSS after the rising edge of the clock where the BST command is issued.
- The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.

#### PRECHARGE Command

The PRECHARGE command is used to precharge or close a bank that has been activated.

The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge.

The precharged bank(s) will be available for subsequent row access tRPab after an all bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

For 4-bank devices, tRPab is equal to tRPpb. ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command.



All Banks

BA1 BA0 Precharged Bank(s) AB(CA4r) (CA8r) (CA7r) 4-Bank Device 0 0 0 Bank 0 only 0 0 1 Bank 1 only 0 1 0 Bank 2 only 0 1 1 Bank 3 only

Χ

Table 20. Bank Selection for PRECHARGE by Address Bits

## **READ Burst Followed by PRECHARGE**

1

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed.

A PRECHARGE command cannot be issued until after tRAS is satisfied.

The minimum READ-to-PRECHARGE time (tRTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command. tRTP begins BL/2 - 2 clock cycles after the READ command.

If the burst is truncated by a BST command, the effective BL value is used to calculate when tRTP begins.

Χ

## **WRITE Burst Followed by PRECHARGE**

For WRITE cycles, a WRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued. tWR delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the tWR delay. For WRITE-to-PRECHARGE timings see the PRECHARGE and Auto Precharge Clarification table. These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a prefetch group has been completely latched. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU (tWR/tCK) clock cycles. For an untruncated burst, BL is the value set in the mode register. For a truncated burst, BL is the effective burst length.

## **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

## **READ Burst with Auto Precharge**

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.

These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 - 2 + RU (tRTP/tCK) clock cycles later than the READ with auto precharge command, whichever is greater. For auto precharge calculations see the PRECHARGE and Auto Precharge Clarification table. Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



## **WRITE Burst with Auto Precharge**

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged.

The device starts an auto precharge at the clock rising edge tWR cycles after the completion of the burst WRITE. Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

**Table 21. Precharge and Auto Precharge Clarification** 

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
DEAD	Precharge to same bank as read	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	tCK	1
READ	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	tCK	1
DOT	Precharge to same bank as read	1	tCK	1
BST	Precharge all	1	tCK	1
	Precharge to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	tCK	1, 2
	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	tCK	1
	Activate to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2 + RU(tRPpb/tCK)	tCK	1
READ w/AP	Write or WRITE w/AP (same bank)	Illegal	tCK	3
	Write or WRITE w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	tCK	3
	Read or read w/AP (same bank)	Illegal	tCK	3
	Write or WRITE w/AP (different bank)	BL/2	tCK	3
	Precharge to same bank as write	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
WRITE	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
BST	Precharge to same bank as write	WL + RU(tWR/tCK) + 1	tCK	1
B91	Precharge all	WL + RU(tWR/tCK) + 1	tCK	1
	Precharge to same bank as WRITE w/AP	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1, 2
	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
	Activate to same bank as write w/AP	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	tCK	1
WRITE w/AP	Write or WRITE w/ap (same bank)	Illegal	tCK	3
	Write or WRITE w/ap (different bank)	BL/2	tCK	3
	Read or read w/ap (same bank)	Illegal	tCK	3
	Read or read w/ap (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	tCK	3
Drochorge	Precharge to same bank as precharge	1	tCK	1
Precharge	Precharge all	1	tCK	1
Drochorgo all	Precharge	1	tCK	1
Precharge all	Precharge all	1	tCK	1

- For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command, either a
  one-bank RECHARGE or PRECHARGE ALL issued to that bank.
   The PRECHARGE period is satisfied after tRP, depending on the latest PRECHARGE command issued to that
- 2. Any command issued during the specified minimum delay time is illegal.
- 3. After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.



#### **REFRESH Command**

The REFRESH command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 HIGH and CA3 HIGH at the rising edge of the clock.

A REFRESH command (REF) issues a REFRESH command to all banks. All banks must be idle when REF is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing REFRESH command). The REF command must not be issued to the device until the following conditions have been met:

- tRFC has been satisfied following the prior REF command.
- tRP has been satisfied following the prior PRECHARGE commands.

After REFRESH cycle has completed, all banks will be idle. After issuing REF:

- tRFC latency must be satisfied before issuing an ACTIVATE command
- tRFC latency must be satisfied before issuing a REF command.

**Table 22. REFRESH Command Scheduling Separation Requirements** 

Symbol	Minimum Delay From	То	Note
1050	DEE	REF	
tRFC	REF	ACTIVATE command to any bank	

In the most straightforward implementations, a REFRESH command should be scheduled every tREFI. In this case, self refresh can be entered at any time. Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 256Mb LPDDR2 device, the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows:

$$tREFW - (R/8) \times tREFBW = tREFW - R \times 4 \times tRFCab$$
.

For example, a 256Mb device at TC  $\leq$  85°C can be operated without a refresh for up to 32ms - 4096 x 4 x 90ns  $\approx$  30ms. Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions.

If this transition occurs immediately after the burst refresh phase, all rolling tREFW intervals will meet the minimum required number of REFRESH commands. The regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed.

## **REFRESH Requirements**

## 1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (tREFW = 32 ms @ MR4[2:0] = 011 or TC  $\leq$  85°C). For tREFW and tREFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature table.

## 2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling tREFBW (tREFBW =  $4 \times 8 \times tRFC$ ).

#### 3. REFRESH Requirements and Self Refresh

If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU \left( \frac{tSRF}{tREFI} \right) = R - RU \left( R \times \frac{tSRF}{tREFW} \right)$$

Where RU represents the round-up function.



## **SELF REFRESH Operation**

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins (VDD1, VDD2, VDDQ, and VDDCA) must be at valid levels. VDDQ can be turned off during self refresh. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting self refresh, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges. VREFDQ can be at any level between 0 and VDDCA during self refresh.

Before exiting self refresh, VREFDQ and VREFCA must be within specified limits. After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during tCKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least tCKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (tXSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout tXSR, except during self refresh re-entry. NOP commands must be registered on each rising clock edge during tXSR.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command) must be issued before issuing a subsequent SELF REFRESH command.

#### Partial-Array Self Refresh - Bank Masking

Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One mode register of 4 bits (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to 4 banks.

For bank masking bit assignments, see the Mode Register 16 (MR16) table.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank.

If a bank is masked via MRW, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

## MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f—CA0f and CA9r—CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL × tCK + tDQSCK + tDQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the Data Calibration Pattern Description table. All DQS are toggled for the duration of the mode register READ burst. The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (tMRR) is two clock cycles.



## **Temperature Sensor**

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4.

This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see the Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges.

For example, TCASE could be above 85°C when MR4[2:0] equals 011b. To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.

**Table 23. Temperature Sensor Definitions and Operating Conditions** 

Parameter	Description	Symbol	Min/Max	Value	Unit
System Temperature Gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the System	ReadInterval	MAX	System dependent	ms
Temperature Sensor interval	Maximum delay between internal updates of MR4	tTSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	°C

Mobile LPDDR2 devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:

TempGradient × (ReadInterval + tTSI + SysRespDelay) ≤ 2°C

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms: 10°C/s x (ReadInterval + 32ms +1ms) ≤ 2°C

In this case, ReadInterval must not exceed 167ms.

#### **DQ Calibration**

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern "A") or MR40 (Pattern "B") will return the specified pattern on DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For LPDDR2 devices, MRR DQ Calibration commands may only occur in the idle state.

Table 24. Data Calibration Pattern Description

	rabio 2 il bata Gallorationi i attorni bocci i biloni								
Pattern MR#		Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description			
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A			
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B			



#### MODE REGISTER WRITE Command

The MODE REGISTERWRITE (MRW) command is used to write configuration data to the mode registers.

The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f—CA0f, CA9r—CA4r. The data to be written to the mode register is contained in CA9f—CA2f. The MRW command period is defined by tMRW. MRWs to read-only registers have no impact on the functionality of the device. MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

**Current State** Command **Intermediate State Next State** MRR Reading mode register, all banks idle All banks idle MRW Writing mode register, all banks idle All banks idle All banks idle MRW (RESET) Resetting, device auto initialization All banks idle MRR Reading mode register, bank(s) idle Bank(s) active Bank(s) active MRW Not allowed Not allowed MRW (RESET) Not allowed Not allowed

Table 25. Truth Table for MRR and MRW

## **MRW RESET Command**

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see RESET Command).

The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during tINIT4.

After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed. For MRW RESET timing, see the Power Ramp and Initialization Sequence figure.

## **MRW ZQ Calibration Commands**

The MRW command is used to initiate a ZQ calibration. The ZQ Calibration command is used to calibrate the LPDDR2 ouput drivers (RON) over process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration. There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT corresponds to the initialization calibration; tZQRESET is used for resetting ZQ to the default output impedance; tZQCL is used for long calibration(s); and tZQCS is used for short calibration(s). See the Mode Register 10 (MR10) Calibration table for ZQ calibration command code definitions.

After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15%. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The Initialization ZQ Calibration (ZQINIT) shall be performed for LPDDR2-S4 devices. This Initialization Calibration achieves a RON accuracy of  $\pm 15\%$ . After initialization, the ZQ Long Calibration may be used to re-calibrate the system to a RON accuracy of  $\pm 15\%$ . A ZQ Short Calibration may be used periodically to compensate for temperature and voltage drift in the system.

The ZQReset Command resets the RON calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure RON accuracy to ±30% when ZQCS and ZQCL are not used.

One ZQCS command can effectively correct a minimum of 1.5% (ZQCorrection) of RON impedance error within tZQCS for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity'. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the LPDDR2 is subject to in the application, is illustrated. The interval could be defined by the following formula:



# ZQcorrection (Tsens× Tdriftrate) + (Vsens×Vdriftrate)

Where TSens = MAX (dRONdT) and VSens = MAX (dRONdV) define temperature and voltage sensitivities.

For example, if TSens = 0.75%/°C, VSens = 0.20%/mV, Tdriftrate = 1°C/sec, and Vdriftrate = 15 mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged.

No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQINIT, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQINIT, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to VDDCA. In this case, the LPDDR2 device shall ignore ZQ calibration commands and the device will use the default calibration settings (See the Output Driver DC Electrical Characteristics without ZQ Calibration table).

#### ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm (±1% tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Capacitance table).

## **Power-Down**

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle powerdown; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until tCKE is satisfied. VREFCA must be maintained at a valid level during power-down.

VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges. No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC Timing section.



## **Deep Power-Down**

Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress, however, deep power-down IDD specifications will not be applied until those operations complete. The contents of the array will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. VREFDQ can be at any level between 0 and VDDQ, and VREFCA can be at any level between 0 and VDDCA during DPD. All power supplies (including VREF) must be within the specified limits prior to exiting DPD.

To exit DPD, CKE must be HIGH, tISCKE must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.

## Input Clock Frequency Changes and Stop Events

## Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, tRCD and tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

## Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met.
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency.
- Related timing conditions, tRCD, tWR, tWRA, tRP, tMRW, and tMRR, etc., are met
- CS# must be held HIGH
- Only REFab commands can be in process

The device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of  $2 \times tCK + tXP$ . For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.



#### **NO OPERATION Command**

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has two possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CA0, CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

**Table 26. Absolute Maximum Rating** 

Symbol	Parameter	Values	Unit	Note
$V_{\text{IN}},V_{\text{OUT}}$	Voltage on any I/O relative to V <sub>SS</sub>	-0.4~1.6	V	
$V_{DD1}$	V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	-0.4~2.3	V	2
$V_{DD2}$	V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	-0.4~1.6	V	2
V <sub>DDCA</sub>	V <sub>DDCA</sub> supply voltage relative to V <sub>SSCA</sub>	-0.4~1.6	V	2,4
$V_{DDQ}$	V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	-0.4~1.6	V	2,3
T <sub>STG</sub>	Storage Temperature	-55~125	°C	5

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. See "Power-Ramp" in section "Power-Up and Initialization" for relationships between power supplies.
- 3. VREFCA  $0.6 \le VDDCA$ ; however, VREFCA may be  $\ge VDDCA$  provided that VREFCA  $\le 300$ mV.
- 4. VREFDQ 0.6 ≤ VDDQ; however, VREFDQ may be ≥ VDDQ provided that VREFDQ ≤ 300mV.
- 5. Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

Table 27. Operating Temperature Condition

Symbol	Parameter	Values	Unit	Note
T <sub>OPER</sub>	Operating Temperature Range	-25~85	ô	

- 1. Operating temperature is the case surface temperature at the center of the top side of the device.
- 2. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TCASE rating that applies for the operating temperature range. For example, TCASE could be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



**Table 28. Recommended Operating Conditions** 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note	
V <sub>DD1</sub> (DC)	Core power 1	1.7	1.8	1.95	V	1	
V <sub>DD2</sub> (DC)	Core power 2	1.14	1.2	1.3	V		
V <sub>DDCA</sub> (DC)	Input buffer power	1.14	1.2	1.3	V		
V <sub>DDQ</sub> (DC)	I/O buffer power	1.14	1.2	1.3	V		
lι	Input leakage current	-2	-	2	μΑ	2	
$I_{VREF}$	V <sub>REF</sub> supply leakage current	-1	-	1	μΑ	3	

#### Notes:

- VDD1 uses significantly less power than VDD2.
- 2. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.
- Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS# output leakage specification.

## AC and DC Logic Input Measurement Levels for Single-Ended Signals

Table 29. Single-Ended AC and DC Input Levels for CA and CS# Inputs

Symbol	Parameter	Min.	Max.	Unit	Note
VIHCA (AC)	AC input logic HIGH for CA/CS#	V <sub>REF</sub> + 0.22	-	V	1,2
VILCA (AC)	AC input logic LOW for CA/CS#	-	V <sub>REF</sub> - 0.22	V	1,2
V <sub>IHCA</sub> (DC)	DC input logic HIGH for CA/CS#	V <sub>REF</sub> + 0.13	$V_{DDCA}$	V	1
VILCA (DC)	DC input logic LOW for CA/CS#	Vssca	V <sub>REF</sub> - 0.13	V	1
V <sub>REFCA</sub> (DC)	Reference voltage for CA/CS# inputs	0.49 * V <sub>DDCA</sub>	0.51 * V <sub>DDCA</sub>	V	3,4

#### Notes:

- 1. For CA and CS# input-only pins.  $V_{REF} = V_{REFCA(DC)}$ .
- See the Overshoot and Undershoot Specifications figure.
- 3. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA (DC) by more than ±1% VDDCA.
- 4. For reference, approximately V<sub>DDCA</sub>/2 ±12mV.

Table 30. Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min.	Max.	Unit	Note
V <sub>IHCKE</sub>	CKE Input High Level	0.8 * V <sub>DDCA</sub>	-	V	1
VILCKE	CKE Input Low Level	-	0.2 * V <sub>DDCA</sub>	V	1

Note: See the Overshoot and Undershoot Specifications figure.

Table 31. Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	Min.	Max.	Unit	Note	
V <sub>IHDQ</sub> (AC)	AC input logic high for DQ/DM	V <sub>REF</sub> + 0.22	-	V	1,2	
VILDQ(AC)	AC input logic low for DQ/DM	-	V <sub>REF</sub> - 0.22	V	1,2	
V <sub>IHDQ</sub> (DC)	DC input logic high for DQ/DM	V <sub>REF</sub> + 0.13	$V_{DDQ}$	V	1	
$V_{ILDQ}(DC)$	DC input logic low for DQ/DM	VssQ	V <sub>REF</sub> <sub>-</sub> 0.13	V	1	
Vrefdq(DC)	Reference Voltage for DQ/DM inputs	0.49 * V <sub>DDQ</sub>	0.51 * V <sub>DDQ</sub>	V	3,4	

- 1. For DQ input-only pins.  $V_{REF} = V_{REFDQ(DC)}$ .
- 2. See the Overshoot and Undershoot Specifications figure.
- 3. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than ±1% VDDQ.
- 4. For reference, approximately. V<sub>DDQ</sub>/2 ±12mV.



## AC and DC Logic Input Measurement Levels for Single-Ended Signals

Table 32. Differential AC and DC Input Levels

		LPDDR2-1066			
Symbol	Parameter	Min	Max	Unit	Note
V <sub>IH</sub> ,diff(DC)	Differential input HIGH	2 × (V <sub>IH</sub> (DC) - V <sub>REF</sub> )	-	V	1
V <sub>IL</sub> ,diff(DC)	Differential input LOW	-	2 × (V <sub>REF</sub> - V <sub>IL</sub> (DC))	V	1
V <sub>IH</sub> ,diff(AC)	Differential input HIGH AC	2 × (V <sub>IH</sub> (AC) - V <sub>REF</sub> )	-	V	2
V <sub>I</sub> L,diff(AC)	Differential input LOW AC	-	2 × (V <sub>REF</sub> - V <sub>IL</sub> (AC))	V	2

#### Notes:

- 1. Used to define a differential signal slew-rate. For CK CK# use VIH/VIL(DC) of CA and VREFCA; for DQS DQS#, use VIH/VIL(DC) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.
- 2. For CK CK# use VIH/VIL(AC) of CA and VREFCA; for DQS DQS#, use VIH/VIL(AC) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# need to be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications".
- 4. For CK and CK#, VREF = VREFCA(DC); For DQS and DQS# VREF = VREFDQ(DC).

## **Single-Ended Requirements for Differential Signals**

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for single-ended signals.

CK and CK# must meet VSEH(AC)min/VSEL(AC)max in every half cycle.

DQS, DQS# must meet VSEH(AC)min/VSEL(AC)max in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

Table 33. Single-Ended Levels for CK, CK#, DQS, DQS#

1 4 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5								
•		LPDDR2-1066 to LPDDR2-667			Neste			
Symbol	Parameter	Min	Max	Unit	Note			
V (4.0)	Single-ended HIGH level for strobes	(V <sub>DDQ</sub> /2) + 0.22	-	V	1, 2			
V <sub>SEH</sub> (AC)	Single-ended HIGH level for CK, CK#	(V <sub>DDCA</sub> /2) + 0.22	-	V	1, 2			
	Single-ended LOW level for strobes	-	(V <sub>DDQ</sub> /2) - 0.22	V	1, 2			
V <sub>SEL</sub> (AC)	Single-ended LOW level for CK, CK#	-	(V <sub>DDCA</sub> /2) - 0.22	V	1, 2			

- 1. For CK and CK#, use VSEH/VSEL(AC) of CA; for strobes (DQS[3:0] and DQS#[3:0]), use VIH/VIL(AC) of DQ.
- 2. VIH(AC) and VIL(AC) for DQ are based on VREFDQ; VSEH(AC) and VSEL(AC) for CA are based on VREFCA. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.
- 3. These values are not defined, however the single-ended signals CK, CK#, DQS[3:0] and DQS#[3:0] need to be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications."



## **Differential Input Crosspoint Voltage**

The differential input crosspoint voltage (VIX) is measured from the actual crosspoint of the true signal and it's a complement to the midlevel between VDD and VSS.

Table 34. Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

	_ ,	LPDDR2-1066		N. 4	
Symbol	Parameter	Min	Max	Unit	Note
VIXCA(AC)	Differential input crosspoint voltage relative to VDDCA/2 for CK and CK#	-120	120	mV	1, 2
V <sub>IXDQ</sub> (AC)	Differential input crosspoint voltage relative to V <sub>DDQ</sub> /2 for DQS and DQ#	-120	120	mV	1, 2

#### Notes:

- 1. The typical value of VIX(AC) is expected to be about 0.5 x VDD of the transmitting device, and it is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.
- 2. For CK and CK#, VREF = VREFCA(DC). For DQS and DQS#, VREF = VREFDQ(DC).

## **Input Slew Rate**

**Table 35. Differential Input Slew Rate Definition** 

5	Meas	sured	<b>2</b>			
Description	From	То	Defined by			
Differential input slew rate for rising edge (CK/CK# and DQS/DQS#)	V <sub>ı∟</sub> ,diff,max	V <sub>IH</sub> ,diff,min	[V <sub>IH</sub> ,diff,min - V <sub>I</sub> L,diff,max] / ∆TRdiff			
Differential input slew rate for falling edge (CK/CK# and DQS/DQS#)	V <sub>IH</sub> ,diff,min	V <sub>ı∟</sub> ,diff,max	[V <sub>IH</sub> ,diff,min - V <sub>I</sub> L,diff,max] / ∆TFdiff			

## **Output Characteristics and Operating Conditions**

Table 36. Single-Ended AC and DC Output Levels

Symbol	Parameter	Value	Unit	Note	
Voh(AC)	AC output HIGH measurement level (for output slev	V <sub>REF</sub> + 0.12	V		
V <sub>OL</sub> (AC)	AC output LOW measurement level (for output slew	V <sub>REF</sub> - 0.12	V		
Voн(DC)	DC output HIGH measurement level (for I-V curve li	0.9 x V <sub>DDQ</sub>	V	Iон = -0.1mA	
V <sub>OL</sub> (DC)	DC output LOW measurement level (for I-V curve lin	0.1 x V <sub>DDQ</sub>	V	I <sub>OL</sub> = 0.1mA	
1	Output leakage current (DQ, DM, DQS, DQS#);		-5	uA	
loz DQ, DQ	DQ, DQS, DQS# are disabled; $0V \le V_{OUT} \le V_{DDQ}$	Max	5	uA	
	Delta output impedance between pull-up and pulldown for DQ/DM	Min	-15	%	
MMpupd		Max	15	%	

Table 37. Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit	Note
Voнdiff(AC)	AC differential output HIGH measurement level (for output SR)	0.2 x V <sub>DDQ</sub>	٧	IOH = -0.1mA
Voldiff(AC)	AC differential output LOW measurement level (for output SR)	-0.2 x V <sub>DDQ</sub>	V	IoL = 0.1mA



## **Single-Ended Output Slew Rate**

**Table 38. Single-Ended Output Slew Rate Definition** 

Description	Measured		Defined by	
Description	From	То	Defined by	
Single-ended output slew rate for rising edge	Vol(AC)	Voh(ac)	[VOH(AC) – VOL(AC)] / ΔTRSE	
Single-ended output slew rate for falling edge	Voh(AC)	Vol(AC)	[VOH(AC) – VOL(AC)] / ΔTFSE	

**Table 39. Single-Ended Output Slew Rate** 

	Symbol	Va	11.24	
Parameter		Min	Max	Unit
Single-ended output slew rate (output impedance=40Ω±30%)	SRQse	1.5	3.5	V/ns
Single-ended output slew rate (output impedance=60Ω±30%)	SRQse	1.0	2.5	V/ns
Output slew-rate-matching ratio (pull-up to pull-down		0.7	1.4	-

#### Notes:

- 1. Definitions: SR = slew rate; Q = query output (similar to DQ, which stands for data-in, query-output); SE = single-ended signals.
- 2. Measured with output reference load.
- 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 4. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

#### **Differential Output Slew Rate**

**Table 40. Differential Output Slew Rate Definition** 

2	Measured		2 /	
Description	From	То	Defined by	
Differential output slew rate for rising edge	Vol.,diff(AC)	VoH,diff(AC)	[VOH, diff(AC) $-$ VOL, diff(AC)] $/$ $\Delta$ TRdiff	
Differential output slew rate for falling edge	VoH,diff(AC)	Vol.,diff(AC)	[VOH, diff(AC) $-$ VOL, diff(AC)] $/$ $\Delta$ TFdiff	

**Table 41. Differential Output Slew Rate** 

Dougnotou	Symbol	Val	I I a lit	
Parameter		Min	Max	Unit
Differential output slew rate (output impedance=40Ω±30%)	SRQdiff	3.0	7.0	V/ns
Differential output slew rate (output impedance=60Ω±30%)	SRQdiff	2.0	5.0	V/ns

- 1. Definitions: SR = slew rate; Q = query output (similar to DQ, which stands for data-in, query-output); SE = single-ended signals.
- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between Vol(AC) and VOH(AC).
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.



# **Overshoot/Undershoot Specification**

# Table 42. AC Overshoot/Undershoot Specification

Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM

Parameter	1066	800	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	V
Maximum area above VDD	0.15	0.20	V/ns
Maximum area below Vss	0.15	0.20	V/ns

### Notes:

- For CA0-9, CK, CK#, CS#, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ
- For CA0-9, CK, CK#, CS#, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values.

## **Table 43. Capacitance**

VDD1 = 1.8V, VDDCA /VDDQ /VDD2 = 1.2V, TOPER = -25~85 °C

Notes 1-2 apply to all parameters and conditions.

Symbol	Parameter	Min.	Max.	Unit	Note
Сск	Input Capacitance (CK, CK#)	1.0	2.0	pF	
CDCK	Input capacitance delta (CK, CK#)	0	0.2	pF	3
Cı	Input capacitance (all other inputonly pins)	1.0	2.0	pF	4
C <sub>DI</sub>	Input capacitance delta (all other inputonly pins)	-0.40	0.40	pF	5
Cıo	Input/output capacitance (DQ, DM, DQS, DQS#)	1.25	2.5	pF	6~7
CDDQS	Input/output capacitance delta (DQS, DQS#)	0	0.25	pF	7~8
$C_{DIO}$	Input/output capacitance delta (DQ, DM)	-0.5	0.5	pF	7, 9
CzQ	Input/output capacitance ZQ Pin	0	2.5	pF	10

- 1. This parameter applies to die devices only (does not include package capacitance).
- This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSCA, and VSSQ applied; all other pins are left floating.
- 3. Absolute value of CCK CCK#.
- 4. CI applies to CS#, CKE, and CA[9:0].
- 5.  $CDI = CI 0.5 \times (CCK + CCK#)$ .
- 6. DM loading matches DQ and DQS.
- 7. MR3 I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
- 8. Absolute value of CDQS and CDQS#.
- 9.  $CDIO = CIO 0.5 \times (CDQS + CDQS#)$  in byte-lane.
- 10. Maximum external load capacitance on ZQ pin: 5pF.



# **Electrical Specifications – IDD Specifications and Conditions**

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW: VIN  $\leq$  VIL(DC)max
- HIGH: VIN ≥ VIH(DC)min
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables.

Table 44. Switching for CA Input Signals

	Rising/	Falling/	Rising/	Falling/	Rising/	Falling/	Rising/	Falling/
CK/CK#	Falling	Rising/	Falling	Rising/	Falling	Rising/	Falling	Rising/
Cuele	i aiiiig		N-			+2	N-	
Cycle								
CS#	HIG	GH	HIG	GH	HI	ЭH	HIC	ЭH
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	Ĺ	Ĺ	Ĺ	Ĺ	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

### Notes:

- 1. CS# must always be driven HIGH.
- 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
- 3. The noted pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Table 45. Switching for IDD4R

Clock	CKE	CS#	Cycle	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	Ν	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N+2	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N+2	Read_Falling	LLL	ННННННН	Н
Rising	Н	Н	N+3	NOP	LLL	ННННННН	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

- 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
- 2. The noted pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.



Table 46. Switching for IDD4W

Clock	CKE	CS#	Cycle	Command	mmand CA[2:0] CA[9:3]		All DQ
Rising	Н	L	N	Write_Rising	LLH	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N+2	Write_Rising	LLH	LHLLHLH	Н
Falling	Н	L	N+2	Write_Falling	LLL	НННННН	Н
Rising	Н	Н	N+3	NOP	LLL	НННННН	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

- 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.



# **Table 47. D.C. Characteristics**

VDD1 = 1.8V, VDDCA /VDDQ /VDD2 = 1.2V, TOPER = -25~85 °C

Operating one bank active-precharge current: Indicates the precharge current: Indicates the precharge current with clock stop:   Indicates the precharge curr	Perameter & Test Condition		Power	-18/18R	-25/25R	-3/3R	Unit	Note
IDDQN	Parameter & Test Condition	Symbol	Supply		Max.		Unit	Note
HIGH between valid commands; CA bus inputs are STABLE   IDDOs   Vabous Vabous   Va	Operating one bank active-precharge current:	IDD0 <sub>1</sub>	V <sub>DD1</sub>	16	16	16	mA	1
IDDON		IDD0 <sub>2</sub>	V <sub>DD2</sub>	26	21	16	mA	1
IDD2Ps   Vobca   Vob	are SWITCHING; data bus inputs are STABLE	IDD0 <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	7.5	7.5	7.5	mA	1,4
	Idle power-down standby current:	IDD2P₁	$V_{DD1}$	0.4	0.4	0.4	mA	1
Lost inputs are STABLE   Loby   Vocative		IDD2P <sub>2</sub>	V <sub>DD2</sub>	1	1	1	mA	1
IDD2PS2		IDD2P <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	0.3	0.3	0.3	mA	1,4
All banks idle, CKE is LCW; CS# is HIGH, CK = LCW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE   IDD2PS <sub>N</sub>   VDDCA, VDDD   0.6	•	IDD2PS₁	V <sub>DD1</sub>	0.4	0.4	0.4	mA	1
IDD2Ns   VDD2Ns   V	All banks idle, CKE is LOW; CS# is HIGH, CK =	IDD2PS <sub>2</sub>	$V_{DD2}$	1	1	1	mA	1
IDD2Ns   VDD2   15   15   15   mA   1		IDD2PS <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	0.3	0.3	0.3	mA	1,4
IDD2Ns    VDDCA, VDDQ		IDD2N₁	V <sub>DD1</sub>	0.6	0.6	0.6	mA	1
IDD2Nint   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     Idle non power-down standby current with clock stop:   All banks idle, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE;   IDD2NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD2NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD2NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD2NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD2NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3P <sub>1</sub>   VDD1   1   1   1   mA   1     IDD3P <sub>2</sub>   VDD2   8   8   8   MA   1     IDD3P <sub>2</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3P <sub>1</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3P <sub>2</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3PS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   0.3   0.3   0.3   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   0.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   7.5   MA   1,4     IDD3NS <sub>N</sub>   VDDCA, VDDQ   7.5   7.5   7.5   MA		IDD2N <sub>2</sub>	$V_{DD2}$	15	15	15	mA	1
IDD2NS2   VDD2   10   8   8   MA   1		IDD2N <sub>IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	7.5	7.5	7.5	mA	1,4
IDD2NS <sub>2</sub>	•	IDD2NS₁	V <sub>DD1</sub>	0.6	0.6	0.6	mA	1
Active power-down standby current: One bank active, CKE is LOW; CS# is HIGH, tck=tck(min); CA bus inputs are STABLE   IDD3P <sub>1</sub>   VDD2   8   8   8   MA   1	All banks idle, CKE is HIGH; CS# is HIGH, CK =	IDD2NS <sub>2</sub>	V <sub>DD2</sub>	10	8	8	mA	1
IDD3P2   VDD2   8   8   8   MA   1		IDD2NS <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	7.5	7.5	7.5	mA	1,4
IDD3P2	Active power-down standby current:	IDD3P <sub>1</sub>	V <sub>DD1</sub>	1	1	1	mA	1
IDD3P <sub>IN</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   0.3   0.3   0.3   mA   1,4     Active power-down standby current with clock stop:   IDD3PS <sub>1</sub>   V <sub>DD1</sub>   1   1   1   mA   1     DD3PS <sub>2</sub>   V <sub>DD2</sub>   8   8   8   mA   1     IDD3PS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   0.3   0.3   0.3   mA   1,4     IDD3PS <sub>2</sub>   V <sub>DD2</sub>   8   8   8   mA   1     IDD3PS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   0.3   0.3   0.3   mA   1,4     Active non power-down standby current:   IDD3PS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   0.3   0.3   0.3   mA   1,4     Active non power-down standby current:   IDD3N <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   20   20   mA   1     IDD3N <sub>IN</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active non power-down standby current with clock stop:   IDD3NS <sub>1</sub>   V <sub>DDCA</sub> , V <sub>DDQ</sub>   7.5   7.5   7.5   mA   1,4     Active	One bank active, CKE is LOW; CS# is HIGH,	IDD3P <sub>2</sub>	V <sub>DD2</sub>	8	8	8	mA	1
stop:           One bank active, CKE is LOW; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE         IDD3PS2         VDD2         8         8         8         mA         1           Active non power-down standby current:           One bank active, CKE is HIGH; CS# is HIGH, tcx=tcx(min); CA bus inputs are SWITCHING; data bus inputs are STABLE         IDD3N1         VDD1         1.5         1.5         mA         1           Active non power-down standby current with clock stop:         IDD3NN1         VDD2         20         20         20         mA         1           Active non power-down standby current with clock stop:         IDD3NS1         VDD1         1.5         1.5         mA         1           One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE; data bus inputs are STABLE;         IDD3NS1         VDD1         1.5         1.5         mA         1           Operating burst read current: tcx=tcx(min); CS# is HIGH between valid commands; One bank active, BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer         IDD4R1         VDD2         155         140         125         mA         1           IDD4R1         VDDCA         6.5         6.5         6.5         6.5         6.5         6.5 <td></td> <td>IDD3P<sub>IN</sub></td> <td><math>V_{DDCA}, V_{DDQ}</math></td> <td>0.3</td> <td>0.3</td> <td>0.3</td> <td>mA</td> <td>1,4</td>		IDD3P <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	0.3	0.3	0.3	mA	1,4
DD3PS2	•	IDD3PS₁	V <sub>DD1</sub>	1	1	1	mA	1
IDD3PS N   VDDCA, VDDQ   0.3   0.3   0.3   0.3   mA   1,4	One bank active, CKE is LOW; CS# is HIGH, CK	IDD3PS <sub>2</sub>	V <sub>DD2</sub>	8	8	8	mA	1
One bank active, CKE is HIGH; CS# is HIGH, tck=tck(min); CA bus inputs are SWITCHING; data bus inputs are STABLE  IDD3N <sub>2</sub> VDD2  20  20  20  mA  1  IDD3N <sub>2</sub> VDD2  Active non power-down standby current with clock stop:  One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE  IDD3NS <sub>IN</sub> VDD2  T.5  T.5  T.5  MA  1,4  IDD3NS <sub>2</sub> VDD2  15  15  MA  1  IDD3NS <sub>1</sub> VDD2  T.5  T.5  T.5  T.5  T.5  T.5  T.5  T.		IDD3PS <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	0.3	0.3	0.3	mA	1,4
tck=tck(min); CA bus inputs are SWITCHING; data bus inputs are STABLE  IDD3N <sub>IN</sub> VDDCA, VDDQ  7.5  7.5  MA  1,4  Active non power-down standby current with clock stop: One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE  IDD3NS <sub>IN</sub> VDDCA, VDDQ  1.5  1.5  MA  1  IDD3NS <sub>2</sub> VDDQ  1.5  1.5  MA  1  IDD3NS <sub>2</sub> VDDQ  7.5  7.5  MA  1  IDD3NS <sub>2</sub> VDDQ  7.5  7.5  MA  1  IDD3NS <sub>1</sub> VDDCA, VDDQ  7.5  7.5  MA  1  IDD3NS <sub>1</sub> VDDCA, VDDQ  7.5  T.5  MA  1  IDD3NS <sub>1</sub> VDDCA, VDDQ  7.5  T.5  MA  1  IDD4R <sub>1</sub> VDDCA  IDD4R <sub>2</sub> VDDQ  IDD4R <sub>2</sub> VDDQ  IDD4R <sub>3</sub> VDDCA  IDD4R <sub>1</sub> VDDCA  IDD4R <sub>1</sub> VDDCA  IDD4R <sub>2</sub> IDD4R <sub>3</sub> IDD4R <sub>1</sub> VDDCA  IDD4R <sub>1</sub> IDD4R <sub>1</sub> VDDCA  IDD4R <sub>1</sub> IDD4R <sub>1</sub> IDD4R <sub>2</sub> IDD4R <sub>3</sub> IDD4R <sub>1</sub> IDD4R <sub>1</sub> IDD4R <sub>3</sub> IDD4R <sub>4</sub> IDD4R <sub>1</sub> IDD4R <sub>1</sub> IDD4R <sub>1</sub> IDD4R <sub>2</sub> IDD4R <sub>3</sub> IDD4R <sub>1</sub> IDD4R <sub>3</sub> IDD4R <sub>4</sub> IDD4R <sub>3</sub> IDD4R <sub>4</sub> IDD4R <sub>3</sub> IDD4R <sub>4</sub> IDD4R <sub>4</sub> IDD4R <sub>4</sub> IDD4R <sub>4</sub> IDD4R <sub>5</sub> IDD4R <sub>6</sub> ID4R	Active non power-down standby current:	IDD3N₁	$V_{DD1}$	1.5	1.5	1.5	mA	1
Active non power-down standby current with clock stop: One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE  Operating burst read current:  tck=tck(min); CS# is HIGH between valid commands; One bank active; BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer  IDD3NS <sub>1</sub> VDD1  1.5  1.5  1.5  MA  1  IDD3NS <sub>1</sub> VDD2  15  15  15  MA  1  IDD3NS <sub>2</sub> VDD2  15  7.5  MA  1  IDD3NS <sub>1</sub> VDD2  15  15  MA  1  IDD3NS <sub>1</sub> VDD2  15  15  MA  1  IDD3NS <sub>1</sub> VDD2  15  MA  1  IDD3NS <sub>1</sub> VDD2  15  MA  1  IDD3NS <sub>1</sub> VDD2  15  MA  1  IDD4R <sub>1</sub> VDD1  2  2  MA  1  IDD4R <sub>2</sub> VDD2  155  MA  1  IDD4R <sub>2</sub> VDD2  155  MA  1  IDD4R <sub>1</sub> VDD2  155  MA  1		IDD3N <sub>2</sub>	V <sub>DD2</sub>	20	20	20	mA	1
clock stop:One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLEIDD3NS2 $V_{DD2}$ 151515mA1IDD3NSIN $V_{DDCA}$ , $V_{DDQ}$ 7.57.57.5mA1,4Operating burst read current: $CK = t_{CK(min)}$ ; CS# is HIGH between valid commands; One bank active; BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transferIDD4R2 $V_{DD2}$ 155140125mA1IDD4R1N $V_{DDCA}$ 6.56.56.5mA1	bus inputs are STABLE	IDD3N <sub>IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	7.5	7.5	7.5	mA	1,4
One bank active, CKE is HIGH; CS# is HIGH, CK = LOW, CK# = HIGH; CA bus inputs are STABLE; data bus inputs are STABLE   IDD3NS <sub>1N</sub> $V_{DDCA}$ , $V_{DDQ}$   15   15   mA   1   IDD3NS <sub>1N</sub> $V_{DDCA}$ , $V_{DDQ}$   7.5   7.5   mA   1,4   IDD4R <sub>1</sub>   VDD1   2   2   2   2   2   2   2   2   2	•	IDD3NS₁	V <sub>DD1</sub>	1.5	1.5	1.5	mA	1
data bus inputs are STABLE IDD3NS <sub>IN</sub> $V_{DDCA}$ , $V_{DDQ}$ 7.5 7.5 mA 1,4 <b>Operating burst read current:</b> $t_{CK} = t_{CK(min)}; CS\# \text{ is HIGH between valid commands; One bank active; BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer IDD4RIN V_{DDCA} 7.5 7.5 mA 1,4  IDD4R_1 V_{DD1} 2 2 2 mA 1  IDD4R_2 V_{DD2} 155 140 125 mA 1  IDD4R_{IN} V_{DDCA} 6.5 6.5 6.5 mA 1$	One bank active, CKE is HIGH; CS# is HIGH, CK	IDD3NS <sub>2</sub>	V <sub>DD2</sub>	15	15	15	mA	1
tck=tck(min); CS# is HIGH between valid commands; One bank active; BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer  IDD4R <sub>IN</sub> VDD2  155  140  125  mA  1  IDD4R <sub>IN</sub> VDDCA  6.5  6.5  mA  1		IDD3NS <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	7.5	7.5	7.5	mA	1,4
commands; One bank active; BL = 4; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer IDD4R <sub>IN</sub> VDDCA 6.5 6.5 mA 1	. •	IDD4R₁	V <sub>DD1</sub>	2	2	2	mA	1
data change each burst transfer IDD4R <sub>IN</sub> VDDCA 6.5 6.5 mA 1	commands; One bank active; BL = 4; RL =	IDD4R <sub>2</sub>	V <sub>DD2</sub>	155	140	125	mA	1
Operating burst write current: IDD4W <sub>1</sub> V <sub>DD1</sub> 2 2 2 mA 1		IDD4R <sub>IN</sub>	V <sub>DDCA</sub>	6.5	6.5	6.5	mA	1
	Operating burst write current:	IDD4W <sub>1</sub>	V <sub>DD1</sub>	2	2	2	mA	1



t <sub>CK</sub> =t <sub>CK(min)</sub> ; CS# is HIGH between valid commands; One bank active; BL = 4; WL =	IDD4W <sub>2</sub>	V <sub>DD2</sub>	150	140	130	mA	1
WL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	30	30	30	mA	1,4
All Bank Refresh Burst current:	IDD5 <sub>1</sub>	V <sub>DD1</sub>	38	34	30	mA	1
tck=tck(min); CKE is HIGH between valid commands; tRC = tRFC(min); burst refresh; CA bus	IDD5 <sub>2</sub>	V <sub>DD2</sub>	38	34	30	mA	1
inputs are SWITCHING; data bus inputs are STABLE	IDD5 <sub>IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	7.5	7.5	7.5	mA	1,4
All Bank Refresh Average current:	IDD5AB₁	V <sub>DD1</sub>	2	2	2	mA	1
tck=tck(min); CKE is HIGH between valid commands; tRC = tRFC(min); CA bus inputs are	IDD5AB <sub>2</sub>	V <sub>DD2</sub>	16	16	16	mA	1
SWITCHING; data bus inputs are STABLE	IDD5AB <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	7.5	7.5	7.5	mA	1,4
Self refresh current:	IDD6₁	V <sub>DD1</sub>	0.6	0.6	0.6	mA	1,3, 7
CK = LOW, CK# = HIGH; CKE is LOW, CA bus inputs are STABLE; data bus inputs are STABLE,	IDD6 <sub>2</sub>	$V_{DD2}$	1.5	1.5	1.5	mA	1,3, 7
Maximum 1x Self-Refresh Rate	IDD6 <sub>IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	0.3	0.3	0.3	mA	1,3, 4,7
D D M. I. O	IDD8 <sub>1</sub>	$V_{DD1}$	30	30	30	uA	1
Deep Power Down Mode Current: CK=LOW; CK# =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD8 <sub>2</sub>	V <sub>DD2</sub>	30	30	30	uA	1
inpuis are STABLE, Data bus inputs are STABLE	IDD8 <sub>IN</sub>	$V_{DDCA}, V_{DDQ}$	100	100	100	uA	1,4

### Notes:

- 1. IDD values are the maximum of the distribution of the arithmetic mean.
- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the sum of  $\bar{V}_{\text{DDQ}}$  and  $V_{\text{DDCA}}$
- 5. Guaranteed by design with output reference load and RON = 40 ohm.
- 6. The IDD6 currents are measured using bank-masking only.

Parameter	PASR	Power Supply	45°C	85°C	Unit	
Faranietei	FASK	Fower Supply	Max.	Max.	Oilit	
		V <sub>DD1</sub>	600	700		
	Full array	$V_{DD2}$	1500	2000	uA	
		V <sub>DDCA</sub> , V <sub>DDQ</sub>	300	300		
	1/2 array	1/2 array	V <sub>DD1</sub>	550	600	
Partial Array Self Refresh Current			1/2 array	$V_{DD2}$	1300	1500
		Vddca, Vddq	300	300		
		V <sub>DD1</sub>	530	550		
	1/4 array	$V_{DD2}$	1200	1300	uA	
		Vddca, Vddq	300	300		

7. This is the general definition that applies to full-array self refresh.



# **Table 48. Electrical AC Characteristics**

VDD1 = 1.8V, VDDCA /VDDQ /VDD2 = 1.2V, TOPER = -25~85 °C

Symbol	Parameter	tCK		18	-2	25	-	3	Unit
Syllibol		Min.	Min.	Max.	Min.	Max.	Min.	Max.	Onic
4	Clock Tim	ing	4.075	400		400		400	
t <sub>CK(avg)</sub>	Average clock period		1.875	100	2.5	100	3	100	ns
t <sub>CH(avg)</sub>	Average HIGH pulse width  Average LOW pulse width		0.45 0.45	0.55 0.55	0.45 0.45	0.55 0.55	0.45 0.45	0.55	t <sub>CK</sub>
t <sub>CL(avg)</sub>	Average LOW pulse width		0.45	ı		Į		0.55	t <sub>CK</sub>
t <sub>CK(abs)</sub>	Absolute clock period			Min: t	CK(avg)mi	n + t <sub>JIT( </sub>   <b>x:</b> -	per),min	T	ps
tCH(abs), allowed	Absolute clock HIGH pulse width		0.43	0.57	0.43	0.57	0.43	0.57	t <sub>CK</sub>
tcL(abs),	Absolute clock LOW pulse width		0.43	0.57	0.43	0.57	0.43	0.57	t <sub>CK</sub>
tJIT(per), allowed	Clock Period Jitter (with allowed jitter)		-90	90	-100	100	-110	110	ps
tJIT(cc), allowed	Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)		-	180	-	200	-	220	ps
tJı⊤(duty), allowed	Duty cycle Jitter (with allowed jitter)		(t Ma	CL(abs),n	$t_{\text{CH(abs)}},$ $t_{\text{CH(abs)}},$ $t_{\text{CH(abs)}},$ $t_{\text{CH(abs)}},$ $t_{\text{CA}} = t_{\text{CL(abs)}},$	avg),min <b>)</b> ) max - t <sub>Cl</sub>	) * t <sub>CK(a</sub>	vg) ax <b>)</b> ,	ps
terr(2per),	Cumulative error across 2 cycles		-132	132	-147	147	-162	162	ps
terr(3per),	Cumulative error across 3 cycles		-157	157	-175	175	-192	192	ps
terr(4per),	Cumulative error across 4 cycles		-175	175	-194	194	-214	214	ps
terr(5per),	Cumulative error across 5 cycles		-188	188	-209	209	-230	230	ps
terr(6per),	Cumulative error across 6 cycles		-200	200	-222	222	-244	244	ps
terr(7per),	Cumulative error across 7 cycles		-209	209	-232	232	-256	256	ps
terr(8per),	Cumulative error across 8 cycles		-217	217	-241	241	-266	266	ps
terr(9per),	Cumulative error across 9 cycles		-224	224	249	249	-274	274	ps
terr(10per),	Cumulative error across 10 cycles		-231	231	-257	257	-282	282	ps
terr(11per), allowed	Cumulative error across 11 cycles		-237	237	-263	263	-289	289	ps
terr(12per), allowed	Cumulative error across 12 cycles		-242	242	-269	269	-296	296	ps



terr(nper),	Cumulative error across n = 13, 14 49, 50 cycles			Min: terr(nper), allowed, min= (1 + 0.68ln(n))  * tur(per), allowed, min  Max: terr(nper), allowed, max= (1 + 0.68ln(n))  * tur(per), allowed, max				ps	
	ZQ Calibration P	arame	eters	ı	T		1	T	
t <sub>ZQINIT</sub>	Initialization Calibration Time		1 - 1 - 1 -						μS
t <sub>ZQCL</sub>	Long Calibration Time	6	360	-	360	-	360	-	ns
t <sub>ZQCS</sub>	Short Calibration Time	6	90	-	90	-	90	-	ns
t <sub>ZQRESET</sub>	Calibration Reset Time	3	50	-	50	-	50	-	ns
	Read Param	eters						ı	
t <sub>DQSCK</sub>	DQS output access time from CK/CK#		2.5 5.5 2.5 5.5 2.5 5.5					ns	
t <sub>DQSCKDS</sub> 4	DQSCK Delta Short		- 0.33 - 0.45 - 0.54				ns		
TDQSCKDM <sub>5</sub>	DQSCK Delta Medium		-	0.68	-	0.9	-	1.05	ns
t <sub>DQSCKDL</sub> 6	DQSCK Delta Long		- 0.92 - 1.2 - 1.4				1.4	ns	
t <sub>DQSQ</sub>	DQS - DQ skew		-	0.2	-	0.24	-	0.28	ns
t <sub>QHS</sub>	Data hold skew factor		-	0.23	-	0.28	-	0.34	ns
t <sub>QSH</sub>	DQS Output High Pulse Width			Mi	n: tCH(a	abs) - 0.	05		t <sub>CK</sub>
t <sub>QSL</sub>	DQS Output Low Pulse Width			Mi	in: <sup>†</sup> CL(a	abs) - 0.	05		t <sub>CK</sub>
t <sub>QHP</sub>	Data Half Period			Mir	n: min(tC	QSH, tQ	SL)		t <sub>CK</sub>
t <sub>QH</sub>	DQ / DQS output hold time from DQS			N	/lin: tQH	IP - tQH	S		ps
t <sub>RPRE</sub> 7	Read preamble		0.9	-	0.9	-	0.9	-	t <sub>CK</sub>
t <sub>RPST</sub> 8	Read postamble			Mi	in: <sup>†</sup> CL(a	abs) - 0.	05		t <sub>CK</sub>
t <sub>LZ(DQS)</sub>	DQS low-Z from clock			Min:	tDQSC	K(MIN)	- 300		ps
t <sub>LZ(DQ)</sub>	DQ low-Z from clock		Min:	tDQSC	K(MIN)	- (1.4 *	tQHS(M	AX))	ps
t <sub>HZ(DQS)</sub>	DQS high-Z from clock			Max:	tDQSCI	K(MAX)	- 100		ps
t <sub>HZ(DQ)</sub>	DQ high-Z from clock		Max: t	DQSCK	(MAX) -	+ (1.4 *	tDQSQ(	MAX))	ps
, ,	Write Param	eters							
t <sub>DH</sub>	DQ and DM input hold time (Vref based)		0.21	-	0.27	-	0.35	-	ns
t <sub>DS</sub>	DQ and DM input setup time (Vref based)		0.21	-	0.27	-	0.35	-	ns
t <sub>DIPW</sub>	DQ and DM input pulse width		0.35	-	0.35	-	0.35	-	t <sub>CK</sub>
t <sub>DQSS</sub>	Write command to 1st DQS latching transition		0.75	1.25	0.75	1.25	0.75	1.25	t <sub>CK</sub>
t <sub>DQSH</sub>	DQS input high-level width		0.4	-	0.4	-	0.4	-	t <sub>CK</sub>
t <sub>DQSL</sub>	DQS input low-level width		0.4	-	0.4	-	0.4	-	t <sub>CK</sub>
t <sub>DSS</sub>	DQS falling edge to CK setup time		0.2	-	0.2	-	0.2	-	t <sub>CK</sub>
t <sub>DSH</sub>	DQS falling edge hold time from CK		0.2	-	0.2	-	0.2	-	t <sub>CK</sub>
t <sub>WPST</sub>	Write postamble		0.4	-	0.4	-	0.4		t <sub>CK</sub>




t <sub>WPRE</sub>	Write preamble		0.35	_	0.35	_	0.35	_	t <sub>CK</sub>
WPRE	CKE Input Para	amete					J.55		•CK
t <sub>CKE</sub>	CKE min. pulse width (high and low pulse width)	3	3	-	3	-	3	-	t <sub>CK</sub>
t <sub>ISCKE</sub> 9	CKE input setup time		0.25	-	0.25	-	0.25	-	t <sub>CK</sub>
t <sub>IHCKE</sub> 10	CKE input hold time		0.25	-	0.25	-	0.25	-	t <sub>CK</sub>
	Command Address In	put Pa	aramet	ers					
t <sub>IS</sub> 3, 11	Address and control input setup time (V <sub>REF</sub> based)		0.22	-	0.29	-	0.37	-	ns
t <sub>IH</sub> 3, 11	Address and control input hold time (V <sub>REF</sub> based)		0.22	-	0.29	-	0.37	-	ns
t <sub>IPW</sub>	Address and control input pulse width		0.4	-	0.4	-	0.4	-	t <sub>CK</sub>
	Mode Register P	arame	ters	ı		ı	ı	ı	ı
t <sub>MRW</sub>	MODE REGISTER Write command period	5	5	-	5	-	5	-	t <sub>CK</sub>
t <sub>MRR</sub>	Mode Register Read command period	2	2	-	2	-	2	-	t <sub>CK</sub>
	LPDDR2 SDRAM Co		T .	S		ı	ı	Г	
RL WL	Read Latency Write Latency	3 1	8	-	6 3	-	5 2	-	t <sub>CK</sub>
t <sub>RC</sub> 17	Write Latency  ACTIVE to ACTIVE command period	'	Min: t <sub>R/</sub>	AS + t <sub>RPab</sub>	(with all-l with per-	bank Pre	charge)	_	t <sub>CK</sub>
t <sub>CKESR</sub>	CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	3	15	S + (RPpb)	15	-	15	-	ns
t <sub>XSR</sub>	Self refresh exit to next valid command delay	2			Min: t <sub>R</sub>	<sub>FC</sub> + 10			ns
t <sub>XP</sub>	Exit power down to next valid command delay	2	7.5	-	7.5	-	7.5	-	ns
t <sub>CCD</sub>	CAS to CAS delay	2	2	-	2	-	2	-	t <sub>CK</sub>
t <sub>RTP</sub>	Internal Read to Precharge command delay	2	7.5	-	7.5	-	7.5	-	ns
t <sub>RCD</sub>	RAS to CAS Delay	3	18	-	18	-	18	-	ns
t <sub>RPpb</sub>	Row Precharge Time (single bank)	3	18	-	18	-	18	-	ns
t <sub>RPab</sub>	Row Precharge Time (4-bank)	3	18	-	18	-	18	-	ns
t <sub>RAS</sub>	Row Active Time	3	42	70K	42	70K	42	70K	ns
t <sub>WR</sub>	Write Recovery Time	3	15	-	15	-	15	-	ns
$t_{WTR}$	Internal Write to Read Command Delay	2	7.5	-	7.5	-	7.5	-	ns
t <sub>RRD</sub>	Active bank A to Active bank B	2	10	-	10	-	10	-	ns
t <sub>FAW</sub>	Four Bank Activate Window	8	50	-	50	-	50	-	ns
t <sub>DPD</sub>	Minimum Deep Power Down Time		500	-	500	-	500	-	μS
t <sub>REFI</sub>	Average time between REFRESH commands		7.8	-	7.8	-	7.8	-	μS
t <sub>RFC</sub>	Refresh Cycle time		90	-	90	-	90	-	ns
t <sub>REFBW</sub>	Burst REFRESH window = $4 \times 8 \times tRFC$		2.88	-	2.88	-	2.88	-	μS
	Boot Parameters (10	MHz -	55 MH	z)		1	1	1	
t <sub>CKb</sub>	Clock Cycle Time		18	100	18	100	18	100	ns
t <sub>ISCKEb</sub>	CKE Input Setup Time		2.5	-	2.5	-	2.5	-	ns
t <sub>IHCKEb</sub>	CKE Input Hold Time		2.5	-	2.5	-	2.5	-	ns



$t_{ISb}$	Address & Control Input Setup Time		1.15	-	1.15	-	1.15	-	ns
t <sub>IHb</sub>	Address & Control Input Hold Time		1.15	-	1.15	-	1.15	-	ns
t <sub>DQSCKb</sub>	DQS Output Data Access Time from CK/CK#		2	10	2	10	2	10	ns
t <sub>DQSQb</sub>	Data Strobe Edge to Ouput Data Edge tDQSQb		-	1.2	-	1.2	-	1.2	ns
t <sub>QHSb</sub>	Data Hold Skew Factor		-	1.2	-	1.2	-	1.2	ns
	Temperature De	-Ratin	ıg <sup>16</sup>						
t <sub>DQSCK</sub>	tDQSCK derating		-	5.62	-	6	-	6	ns
t <sub>RCD</sub>				r	Min: t <sub>RCC</sub>	+ 1.875	5		ns
t <sub>RC</sub>					Min: t <sub>RC</sub>	+ 1.875			ns
t <sub>RAS</sub>	Core Timings Temperature De-Rating		Min: t <sub>RAS</sub> + 1.875					ns	
t <sub>RP</sub>					Min: t <sub>RP</sub>	+ 1.875			ns
t <sub>RRD</sub>				ľ	Min: t <sub>RRC</sub>	+ 1.875	5		ns

- 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to VREF.
- 4. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10 °C/s. Values do not include clock jitter.
- 5. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10 °C/s. Values do not include clock jitter.
- 6. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10 °C/s. Values do not include clock jitter.
  - For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ) or begins driving tLZ(DQS) and tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/DQS#.



- 7. Measured from the point when DQS/DQS# begins driving the signal, to the point when DQS/DQS# begins driving the first rising strobe edge.
- 8. Measured from the last falling strobe edge of DQS/DQS# to the point when DQS/DQS# finishes driving the signal.

- 9. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK# crossing.
- 10. CKE input hold time is measured from CK/CK# crossing to CKE reaching a HIGH/LOW voltage level.
- 11. Input setup/hold time for signal (CA[9:0], CS#).
- 12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. The letter b is appended to the boot parameter symbols (for example, tCK during boot is tCKb).
- 13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 14. The output skew parameters are measured with default output impedance settings using the reference load.
- 15. The minimum tCK column applies only when tCK is greater than 6ns.
- 16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 op-code (see the MR4 Device Temperature (MA[7:0] = 04h) table).
- 17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.
- 18. Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in device malfunction.

### **Definitions:**

# tCK(avg):

• tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window.

$$\mathbf{t}_{CK}(avg) = \sum_{j=1}^{N} \mathbf{t}_{CK, j} / N \qquad \text{where } N=200$$

# tCH(avg) and tCL(avg):

• tCH(avg) is defined as the average HIGH pulse width, as calculated across any consecutive 200 HIGH pulses.

$$\mathbf{t}_{CH}(avg) = \left| \sum_{j=1}^{N} \mathbf{t}_{CH} \right| / \left( N \times \mathbf{t}_{CK}(avg) \right) \quad \text{where } N=200$$

tCL(avg) is defined as the average LOW pulse width, as calculated across any consecutive 200 LOW pulses

$$\mathbf{t}_{\text{CI}}(avg) = \sum_{j=1}^{N} \mathbf{t}_{\text{CI}} \left| / \left( N \times \mathbf{t}_{\text{CK}}(avg) \right) \right| \quad \text{where N=200}$$

## tJIT(per):

- tJIT(per) is the single period jitter defined as the largest deviation of any single tCK from tCK(avg).
- tJIT(per) = Min/max of {tCKi- tCK(avg) where i=1 to 200}
- tJIT(per), act is the actual clock jitter for a given system.
- tJIT(per), allowed is the specified allowed clock period jitter.
- tJIT(per), is not subject to production test.

### tJIT(cc):

- tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.
- tJIT(cc) = Max of |{tCKi +1 tCKi}.
- tJIT(cc)
- tJIT(cc) is not subject to production test.

# tJIT(duty):

• tJIT (duty) is defined with absolute and average specification of tCH / tCL.

### tERR(2per), tERR (3per), tERR (4per), tERR (5per), tERR (6-10per) and tERR (11-50per):

tERR is defined as the cumulative error across multiple consecutive cycles from tCK(avg).



$$\mathbf{t}_{\text{ERR}}(\text{nper}) = \begin{bmatrix} \sum\limits_{j=1}^{i+N-1} \mathbf{t}_{\text{CK}_j} \end{bmatrix} - \left( N \times \mathbf{t}_{\text{CK}}(\textit{avg}) \right) \qquad \text{where} \begin{cases} \text{n=2} & \text{for } \mathbf{t}_{\text{ERR}}(2\textit{per}) \\ \text{n=3} & \text{for } \mathbf{t}_{\text{ERR}}(3\textit{per}) \\ \text{n=4} & \text{for } \mathbf{t}_{\text{ERR}}(4\textit{per}) \\ \text{n=5} & \text{for } \mathbf{t}_{\text{ERR}}(5\textit{per}) \\ \text{6} \leq \text{n} \leq 10 & \text{for } \mathbf{t}_{\text{ERR}}(6-10\textit{per}) \\ 11 \leq \text{n} \leq 50 & \text{for } \mathbf{t}_{\text{ERR}}(11-50\textit{per}) \end{cases}$$

### Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values; however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Table 49. Definition for tCK(abs), tCH(abs) and tCL(abs)

Parameter	Symbol	Min.	Unit
Absolute clock period	t <sub>CK</sub> (abs)	tcк(avg),min + tлт(per),min	ps
Absolute clock HIGH pulse width	tcн (abs)	tcн(avg),min + tлт(duty),min / tcк(avg)min	ps
Absolute clock LOW pulse width	t <sub>CL</sub> (abs)	t <sub>CL</sub> (avg),min + t <sub>JIT</sub> (duty),min / t <sub>CK</sub> (avg)min	ps

#### Notes:

- 1. tCK(avg),min is expressed is ps for this table.
- 2. tJIT(duty), min is a negative value.

# 19. Clock CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time (tIS) and hold time (tIH) is calculated by adding the data sheet tIS (base) and tIH (base) values to the  $\Delta$ tIS and  $\Delta$ tIH derating values, respectively. Example: tIS (total setup time) = tIS(base) +  $\Delta$ tIS. (See the series of tables following this section.)

Table 50. CA and CS# Setup and Hold Base Values

lleit feel			LPD	DR2				Deference				
Unit [ps]	1066	933	800	667	533	3	466	Reference				
tis (base)	0	30	70	150	240	0	300	$V_{IH}/V_{IL}(AC) = V_{REF}(DC) \pm 220 \text{mV}$				
t <sub>IH</sub> (base)	90	120	160	240	330	0	390	$V_{IH}/V_{IL}(DC) = V_{REF}(DC) \pm 130 \text{mV}$				
								5 .				
Unit [ps]	400					20	0	Reference				
tis (base)	300		440	600		85	50	$V_{IH}/V_{IL}(AC) = V_{REF}(DC) \pm 300 \text{mV}$				
t <sub>IH</sub> (base)	400		540	700		95	<u>.</u>	$V_{IH}/V_{IL}(DC) = V_{REF}(DC) \pm 200 \text{mV}$				

Notes: AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.

Table 51. Derating Values for AC/DC-Based tIS/tIH (AC220)

	1 abio 011 Dolating Valado 101 7 (07 Do Dacou 1107 1111 (7 10 12 0)																
			CK, CK# Differential Slew Rate														
		4.0	4.0 V/ns   3.0 V/ns   2.0 V/ns   1.8 V/ns   1.6 V/ns   1.4 V/ns   1.2 V/ns   1.0 V/ns										1.0	V/ns			
		∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH								
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
CA,	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
CS#	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
slew	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
rate	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
V/ns	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34



Table 52. Derating Values for AC/DC-Based tIS/tIH (AC300)

			CK, CK# Differential Slew Rate														
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH										
	2.0	150	100	150	100	150	100	-	-	-	-	-	-	-	-	-	-
	1.5	100	67	100	67	100	67	116	83	-	-	-	-	-	-	-	-
CA,	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
CS#	0.9	-	-	-4	-8	-4	-8	12	8	28	24	44	40	-	-	-	-
slew	0.8	-	-	-	-	-12	-20	4	-4	20	12	36	28	52	48	-	-
rate	0.7	-	-	-	-	-	-	-3	-18	13	-2	29	14	45	34	61	66
V/ns	0.6	-	-	-	-	-	-	-	-	2	-21	18	-5	34	15	50	47
	0.5	-	-	-	-	-	-	-	-	ı	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-35	-40	-11	-8

# 20. Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS(base) and tDH(base) values to the  $\Delta$ tDS and  $\Delta$ tDH derating values, respectively. Example: tDS = tDS(base) +  $\Delta$ tDS.

Table 53. Derating Values for AC/DC-Based tIS/tIH (AC300)

	rable our poraming randour respect to the property (respectively)											
Huit Incl			LPD	DR2				Deference				
Unit [ps]	1066	900	800	667	53	33	466	Reference				
t <sub>DS</sub> (base)	-10	15	50	130	21	10	230	$V_{IH}/V_{IL}(AC) = V_{REF}(DC) \pm 220 \text{mV}$				
t <sub>DH</sub> (base)	80	105	140	220	30	00	320	$V_{IH}/V_{IL}(DC) = V_{REF}(DC) \pm 130 \text{mV}$				
1126 5								D. Commune				
Unit [ps]	400						200	Reference				
t <sub>DS</sub> (base)	180		300	450	-		700	$V_{IH}/V_{IL}(AC) = V_{REF}(DC) \pm 300 \text{mV}$				
t <sub>DH</sub> (base)	280		400	550	-		800	$V_{IH}/V_{IL}(DC) = V_{REF}(DC) \pm 200 \text{mV}$				

Notes: AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

Table 54. Derating Values for AC/DC-Based tIS/tIH (AC300)

	1 dibite o 11 2 o di diligi i 12 12 12 12 12 12 12 12 12 12 12 12 12																
			DQS, DQS# Differential Slew Rate														
		4.0 \	4.0 V/ns   3.0 V/ns   2.0 V/ns   1.8 V/ns   1.6 V/ns   1.4 V/ns   1.2 V/ns   1.0 V/ns											V/ns			
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	1	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	ı	-
DQ,	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	•	-
DM	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
slew	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
rate	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
V/ns																	
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34

Table 55. Derating Values for AC/DC-Based tIS/tIH (AC300)


	ruble 60: Defaulting Values for A6/D6 Bused (16/till (A6000)																
			CK, CK# Differential Slew Rate														
		4.0	4.0 V/ns   3.0 V/ns   2.0 V/ns   1.8 V/ns   1.6 V/ns   1.4 V/ns   1.2 V/ns   1.0 V/ns											V/ns			
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	150	100	150	100	150	100	-	-	•	-	•	-	-	-	-	-
	1.5	100	67	100	67	100	67	116	83	-	-	-	-	-	-	-	-
DQ,	1.0	0	0	0	0	0	0	16	16	32	32	ı	-	-	-	-	-
DM	0.9	-	-	-4	-8	-4	-8	12	8	28	24	44	40	-	-	-	-
slew	0.8	-	-	-	-	-12	-20	4	-4	20	12	36	28	52	48	-	-
rate	0.7	-	-	-	-	-	-	-3	-18	13	-2	29	14	45	34	61	66
V/ns																	
	0.6	-	-	-	-	-	-	-	-	2	-21	18	5	34	15	50	47
	0.5	-	-	-	-	-	-	-	-	ı	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	•	-	-35	-40	-11	-8



### 21. HSUL 12 Driver Output Timing Reference Load

The below figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment or a depiction of the actual load presented by a production tester.

Figure 7. HSUL\_12 Driver Output Reference Load for Timing and Slew Rate



# 22. RON<sub>PU</sub> and RON<sub>PD</sub> Resistor Definition


$$RONPU = \frac{(VDDQ - Vout)}{ABS (lout)}$$

NOTE: This is under the condition that RONPD is turned off

$$RONPD = \frac{(Vout)}{ABS (Iout)}$$

NOTE: This is under the condition that RONPU is turned off

Figure 8. Output Driver: Definition of Voltages and Currents
Chip in Drive Mode



# 23. Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

**Table 56. Output Driver Sensitivity Definition** 

I	Resistor	Vout	Min	Max	Unit	Note
	RON <sub>PD</sub> RON <sub>PU</sub>	0.5 x V <sub>DDQ</sub>	85 - ( dRONdT <sub>x</sub>  ΔT  ) - ( dRONdV <sub>x</sub>  ΔV	115 + ( dRONdT <sub>x</sub>  ΔT  ) + ( dRONdV <sub>x</sub>  ΔV  )	%	a,b

- 1.  $\Delta T = T T$  (@ calibration),  $\Delta V = V V$  (@ calibration)
- 2. dRONdT and dRONdV are not subject to production test but are verified by design and characterization.



**Table 57. Output Driver Temperature and Voltage Sensitivity** 

Symbol	Parameter	Min	Max	Unit
dRONdT	RON Temperature Sensitivity	0.00	0.75	%/°C
dRONdV	RON Voltage Sensitivity	0.00	0.20	%/mV

24. RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics without ZQ Calibration
Output driver impedance RON is defined by design and characterization as default setting.

Table 58. Output Driver DC Electrical Characteristics without ZQ Calibration


Ronnom	Resistor	Vоит	Min	Тур	Max	Unit
34.3Ω	Ron34PD	0.5 × VDDQ	24	34.3	44.6	Ω
34.312	<b>R</b> on34PU	0.5 x VDDQ	24	34.3	44.6	Ω
40.0Ω	RON40PD	0.5 × VDDQ	28	40	52	Ω
40.012	Ron40PU	0.5 × VDDQ	28	40	52	Ω
48.0Ω	Ron48PD	0.5 x VDDQ	33.6	48	62.4	Ω
40.012	Ron48PU	0.5 × VDDQ	33.6	48	62.4	Ω
60.0Ω	RON60PD	0.5 x VDDQ	42	60	78	Ω
60.012	Ron60PU	0.5 × VDDQ	42	60	78	Ω
80.0Ω	RON80PD	0.5 × VDDQ	56	80	104	Ω
00.022	Ron80PU	0.5 x VDDQ	56	80	104	Ω
120.0Ω	RON120PD	0.5 × VDDQ	84	120	156	Ω
(optional)	RON120PU	0.5 × VDDQ	84	120	156	Ω



<sup>1.</sup> Applies across entire operating temperature range without calibration.

# **Timing Waveforms**


Figure 9. Command Input Setup and Hold Timing



### NOTES:


Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

Figure 10. CKE Input Setup and Hold Timing



- 1. After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).
- 2. After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).

Figure 11. Data output (read) timing (tDQSCKmax)



- 1. tDQSCK may span multiple clock periods.
- 2. An effective Burst Length of 4 is shown.






Figure 13. Burst read (RL = 5, BL = 4, tDQSCK > tCK)






Figure 14. Burst read (RL = 3, BL = 8, tDQSCK < tCK)






# Figure 15. tDQSCKDL timing



NOTES:

1. tDQ8CKDLmax is defined as the maximum of AB8(tDQ8CKn - tDQ8CKm) for any (tDQ8CKn, tDQ8CKm) pair within any \$2ms rolling window


# Figure 16. tDQSCKDM timing



NOTE 8:

1. tDQ8CKDMmax is defined as the maximum of AB8(tDQ8CKn - tDQ8CKm) for any (tDQ8CKn,tDQ8CKm) pair within any 1.8µc rolling window.

# Figure 17. tDQSCKDS timing



NOTE 8:

1. DQSCKD Smax is defined as the maximum of AB 8(DQSCKn - tDQSCKm) for any (tDQSCKn, tDQSCKm) pair for reads within a consecutive burst within a rev string residence.

Figure 18. Burst read followed by burst write (RL = 3, WL = 1, BL = 4)








Figure 19. Seamless burst read (RL = 3, BL = 4, tCCD = 2)



# Figure 20. Read burst interrupt example (RL = 3, BL = 8, tCCD = 2)



- 1. For LPDDR2-S4 devices, read burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, read burst interrupt may only occur on even clock cycles after the previous read commands, provided that tCCD is met.
- 3. Reads can only be interrupted by other reads or the BST command.
- 4. Read burst interruption is allowed to any bank inside DRAM.
- 5. Read burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.







Figure 21. Burst write (WL = 1, BL = 4)

Figure 22. Burst write followed by burst read (RL=3, WL = 1, BL = 4)



- 1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU( tWTR/tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input datum.
- 3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as BL to calculate the minimum write to read delay.



T0 T8 CK# CK CA0~9 Write NOP Write NOP NOP NOP NOP NOP NOP COMMAND: toon = 2 DQS# DQS WL = 1 DQ

Figure 23. Seamless burst write (WL = 1, BL = 4, tCCD = 2)

1. The seamless burst write operation is supported by enabling a write command every other clock for BL= 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL=16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

T<sub>0</sub> T1 T2 **T3 T5 T6 T7 T8** CK# CK **ADDRESS** COMMAND Write NOP Write NOP NOP NOP NOP NOP DQS# WL = 1DQS DQ

Figure 24. Write burst interrupt timing (WL = 1, BL = 8, tCCD = 2)

- 1. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
- For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that tCCD(min) is met.
- 3. Writes can only be interrupted by other writes or the BST command.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first write equals two times the number of clock cycles between the first write and the interrupting write.






Figure 25. Burst Write truncated by BST (WL = 1, BL = 16)

- 1. The BST command truncates an ongoing write burst WL \* tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.





Figure 26. Burst Read truncated by BST (RL=3, BL = 16)

- 1. The BST command truncates an ongoing read burst RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.



Figure 27. Write Data Mask
Data Mask Timing



Data Mask Function, WL=2, BL=4 shown, second DQ masked




Figure 28. Burst read followed by precharge (RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2)




Figure 29. Burst read followed by precharge (RL = 3, BL = 4, RU(tRTP(min)/tCK) = 3)




Figure 30. Burst write operation followed by precharge (WL = 1, BL = 4)






Figure 31. Burst read with auto-precharge (RL = 3, BL = 4, RU(tRTP(min)/tCK) = 2)




Figure 32. Burst write with auto-precharge (WL = 1, BL = 4)





Figure 33. All Bank Refresh Operation






Figure 34. Mode Register Read timing (RL = 3, tMRR = 2)

- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register data is valid only on DQ[0-7] on the first beat. Subsequent beats contain valid, but undefined data. DQ[8-max] contain valid, but undefined data for the duration of the MRR burst.
- 4. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.
- 5. Mode Register Reads to DQ Calibration registers MR32 and MR40 are described in the section on DQ Calibration.
- 6. Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 7. Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

CK# Input clock frequency may be changed or stopped during Self-Refresh CKE CS# COMMAND Valid Enter SR Ext SR Ť t

Figure 35. Self-Refresh Operation

- 1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

- Device must be in the "All banks idle" state prior to entering self Refresh mode.
   XSR begins at the rising edge of the clock after CKE is driven HiGH.
   A valid command may be issued only after tXSR is satisfied. NOPs shall be issued during tXSR.






Figure 36. Read to MRR timing (RL = 3, tMRR = 2)

- 1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
- 2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.

### T0 T1 T2 Т3 T4 T5 T6 T7 T8 CK# CK CA0~9 Reg B COMMAND RL = 3DQS# DQS DQ CMD not allowed

Figure 37. Burst Write Followed by MRR (RL = 3, WL = 1, BL = 4)

- The minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL + 1 + BL/2 + RU( tWTR/tCK)].
- 2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.







Figure 38. MR32 and MR40 DQ Calibration timing (RL = 3, tMRR = 2)


- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register Reads to MR32 and MR40 drive valid data on DQ[0] during the entire burst. For x32 devices, DQ[8], DQ[16], and DQ[24] shall drive the same information as DQ[0] during the burst.
- 4. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or they may drive 0b during the burst.
- 5. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period



- 1. The Mode Register Write Command period is tMRW. No command (other than Nop) is allowed during this period.
- 2. At time Ty, the device is in the idle state.




# Figure 40. ZQ Calibration Initialization timing



### NOTES:

- 1. The ZQ Calibration Initialization period is tZQINIT. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.


# Figure 41. ZQ Calibration short timing



### NOTES:

- 1. The ZQ Calibration Short period is tZQCS. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.


# Figure 42. ZQ Calibration Long timing



- 1. The ZQ Calibration Long period is tZQCL. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.




# Figure 43. ZQ Calibration Reset timing



#### NOTES:

- 1. The ZQ Calibration Reset period is tZQRESET. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

Figure 44. Basic power down entry and exit timing diagram



### NOTES:

1. Input clock frequency may be changed or the input clock stopped during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

Figure 45. Example of CKE intensive environment






Figure 46. REF to REF timing with CKE intensive environment




NOTE: The pattern shown above can repeat over a long period of time. With this pattern, DRAM guarantees all AC and DC timing & voltage specifications and DLL operation with temperature and voltage drift






 CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 clock cycles after the clock on which the Read command is registered.




1. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.




NOTES:

1. CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) clock cycles after the clock on which the Write command is registered.




1. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.

Figure 51. Refresh command to power-down entry



1. CKE may go LOW tHCKE after the clock on which the Activate command is registered.


# Figure 52. Activate command to power-down entry



#### NOTES:

1. CKE may go LOW tIHCKE after the clock on which the Activate command is registered.


# Figure 53. Preactive Precharge-all command to power-down entry



### NOTES:

1. CKE may go LOW tIHCKE after the clock on which the Preactive/Precharge/Precharge-All command is registered.

# Figure 54. Mode Register Read to power-down entry




NOTE 8:

1. CKE may be registered LOW RL + RU(tDQ8CK(MAX)/tCK) + 4/2 + 1 clock sycles after the clock on which the Mode Register Read command is registered.



#### Figure 55. MRW command to power-down entry T11 T0 T1 T10 CK# СК MRW COMMAND CKE can go to LOW tMRW after a Mode Register Write command CKE t<sub>ISCKE</sub> t<sub>MRW</sub>

Figure 56. Deep power down entry and exit timing diagram



- 1. Initialization sequence may start at any time after Tc.
- 2. tinit3, and Tc refer to timings in the LPDDR2 initialization sequence. For more detail, see "Power-up, initialization, and Power-Off".

  3. Input clock frequency may be changed or the input clock stopped during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



Figure 57. 134-Ball FBGA Package 10 x 11.5 x 1.0mm(max) Outline Drawing Information PIN A1 INDEX 10 9 8 7 6 5 4 3 2 00 00 В 000000 000 000000 000 000000 000 D 00000 0 000 000000 000 G 000000 Н 00 000 ш 0 0 0 ш 0 000 000000 000 000 00000 M 0 000000 N 000000 000 000000 R 000000 000 00 е Top View **Bottom View** A2

Side View

DETAIL: "A"

Cymbal	Dim	ension in	inch	Dim	ension in	mm
Symbol	Min	Nom	Max	Min	Nom	Max
Α			0.040			1.02
A1	0.010	0.012	0.014	0.25	0.30	0.35
A2	0.023		0.026	0.585		0.67
D	0.390	0.394	0.398	9.90	10.00	10.10
E	0.449	0.453	0.457	11.40	11.50	11.60
D1		0.230			5.85	
E1		0.409			10.40	
е		0.026			0.65	
b	0.012	0.014	0.016	0.30	0.35	0.40

△ 0.100 C

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.



"Á"