256Mb (x16) - DDR Synchronous DRAM



16M x16 bit DDR Synchonous DRAM

Overview

The 256Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 256 Mbits. It is internally configured as a quad 4M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and CK#. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh, are easy to use. In addition, 256Mb DDR features a programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth; resulting in a device particularly well-suited to high performance main memory and graphics applications.

Features

- JEDEC Standard Compliant
- AEC-Q100 Compliant available
- Fast clock rate: 200MHz
- Differential Clock CK & CK#
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 4M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0

- Auto Refresh and Self Refresh
- Effective refresh rate
 - 64ms @ -40°C \leq T_C \leq +85°C
 - 32ms @ +85°C < T_C ≤ +95°C
 - 16ms @ +95°C < $T_C \le$ +105°C
- Precharge & active power down
- Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$
- Interface: SSTL_2 I/O Interface
- Operating Temperature:
 - Extended Test (0°C~70°C)
 - Industrial Temperature (-40°C~85°C)
 - Automotive Temperature (-40°C~105°C)
- Packaging:
 - 66 Pin TSOP II, 0.65mm pin pitch
 - 60-Ball, 8x13x1.2 mm (max) FBGA
 - Pb and Halogen Free

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

How to Order

Function	Density	10	Pkg	Pkg Size	Speed &	Option	INSIGNIS PART
		Width	Туре		Latency		NUMBER:
DDR	256Mb	x16	FBGA	8x13 (x1.2)	DDR400	Extended Test	NDD36PFD-2AET
DDR	256Mb	x16	FBGA	8x13 (x1.2)	DDR400	Industrial Temp	NDD36PFD-2AIT
DDR	256Mb	x16	TSOPII	66l 10x22 (x1.2)	DDR400	Extended Test	NDD36PT6-2AET
DDR	256Mb	x16	TSOPII	66l 10x22 (x1.2)	DDR400	Industrial Temp	NDD36PT6-2AIT
DDR	256Mb	x16	TSOPII	66l 10x22 (x1.2)	DDR400	Automotive Temp	NDD36PT6-2AAT

Visit: http://insignis-tech.com/how-to-buy



Figure 1. TSOPII Pin Assignment (Top View)





Figure 1.1. FBGA Ball Assignment (Top View)



CK -DLL CK · CLOCK **BUFFER** CKE -4M x 16 **CELL ARRAY** CS (BANK #0) CONTROL RAS Column Decoder SIGNAL **COMMAND GENERATOR CAS DECODER** WE 4M x 16 COLUMN Row ecode **CELL ARRAY** A10/AP **COUNTER** MODE (BANK #1) **REGISTER** Column Decoder **ADDRESS A0 BUFFER A9** A11 4M x 16 **CELL ARRAY A12** (BANK #2) REFRESH BA₀ Column Decoder COUNTER BA₁ DATA **LDQS** STROBE **UDQS** DQ **BUFFER** Buffer DQ0 4M x 16 **DQ15 CELL ARRAY** (BANK #3) Column Decoder LDM **UDM**

Figure 2. Block Diagram



Pin Descriptions

Table 2. Pin Details

Symbol	Туре	Description
CK, CK	Input	Differential Clock: CK, $\overline{\text{CK}}$ are driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. Both CK and $\overline{\text{CK}}$ increment the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge).
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	Column Address Strobe: The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW," the column access is started by asserting $\overline{\text{CAS}}$ "LOW." Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW."
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS, UDQS	Input / Output	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
V _{DD}	Supply	Power Supply: 2.5V ± 0.2V.
Vss	Supply	Ground
VDDQ	Supply	DQ Power: 2.5V ± 0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
Vref	Supply	Reference Voltage for Inputs: +0.5 x VDDQ
VINLI	- '''	

Operation Mode



Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))

Command	State	CKE _{n-1}	CKEn	DM	BA0,1	A10	A0-9, 11-12	cs	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Х	Χ	V	Ro	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Χ	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	Χ	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	Χ	V	Н	address (A0 ~ A8)	L	Н	L	L
Read	Active ⁽³⁾	Н	Χ	Χ	V	L	Column	L	Н	L	Η
Read and Autoprecharge	Active ⁽³⁾	Н	Х	Χ	V	Н	address (A0 ~ A8)	L	Н	L	Н
(Extended) Mode Register Set	Idle	Н	Х	Χ		OP o	ode	L	L	L	L
No-Operation	Any	Н	Χ	Χ	Χ	Χ	Х	L	Н	Н	Η
Burst Stop	Active ⁽⁴⁾	Н	Х	Χ	Х	Χ	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Χ	Х	Χ	Х	Н	Х	Χ	Χ
AutoRefresh	Idle	Н	Н	Χ	Х	Χ	Х	L	L	L	Ι
SelfRefresh Entry	Idle	Н	L	Χ	Х	Х	Х	L	L	L	Η
SelfRefresh Exit	Idle	L	Н	Х	Х	Χ	Х	Н	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Ι
Precharge Power Down Mode	Idle	Н	L	Х	Х	Χ	Х	Н	Х	Χ	Χ
Entry								L	Н	Н	Η
Precharge Power Down Mode	Any	L	Н	Х	Х	Χ	Х	Н	Х	Χ	Χ
Exit	(PowerDown)							L	Н	Н	Ι
Active Power Down Mode	Active	Н	L	Χ	Х	Χ	Х	Н	Х	Χ	Χ
Entry								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Χ	Х	Н	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Η
Data Input Mask Disable	Active	Н	Х	L	Х	Χ	Х	Χ	Х	Χ	Χ
Data Input Mask Enable ⁽⁵⁾	Active	Н	Х	Н	Х	Х	Х	Χ	Х	Х	Χ

Notes: 1. V=Valid data, X=Don't Care, L=Low level, H=High level


- 3. These are states of bank designated by BA signal.
- 4. Device state is 2, 4, and 8 burst operation.
- 5. LDM and UDM can be enabled respectively.



^{2.} CKE_n signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.



Burst Length Field (A2~A0)
 This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



• Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Durat Langth	S	tart Addres	SS	Cognoptial	Interleave
Burst Length	A2	A1	A0	Sequential	interieave
2	Χ	Χ	0	0, 1	0, 1
2	X	Χ	1	1, 0	1, 0
	X	0	0	0, 1, 2, 3	0, 1, 2, 3
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
O	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

• CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 8. CAS Latency

			-
A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved



• Test Mode Field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, and therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0 ~ A12, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap BA1 BA0 A12 A11 A10 Α9 **8**A Α7 A6 A5 Α4 А3 Α1 A0 Address Field DS1 RFU must be set to "0" DS0 DLL Extended Mode Register 0 RFU must be set to "0" 1 BA0 Mode Α6 Α1 Drive Strength Comment DLL A0 0 MRS 0 0 Full 0 Enable 1 **EMRS** 0 1 Weak Disable RFU 1 0 Reserved For Future

Matched impedance Output driver matches impedance

1

Table 12. Absolute Maximum Rating

Symbol	ltem		Rating	Unit
VIN, VOUT	Input, Output Vo	ltage	- 0.5~ VDDQ + 0.5	V
Vdd, Vddq	Power Supply Vo	oltage	- 1~3.6	V
		Extended Test Temperature	0~70	°C
Та	Ambient Temperature	Industrial Temperature	-40~85	°C
		Automotive Temperature	-40~105	°C
Tstg	Storage Temperature		-55~150	°C
PD	Power Dissipation		1	W
los	Short Circuit Output	t Current	50	mA

Note: Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 13. Recommended D.C. Operating Conditions

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 \, ^{\circ}C \text{ or } -40~105 \, ^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Note
V_{DD}	Power Supply Voltage	2.3	2.7	V	
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	٧	
V _{REF}	Input Reference Voltage	0.49 x V _{DDQ}	0.51 x V _{DDQ}	٧	
Vih (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	V	
V _{IL} (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V	
VTT	Termination Voltage	VREF - 0.04	VREF + 0.04	V	
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	VDDQ + 0.3	V	
VID (DC)	Input Different Voltage, CK and CK inputs	0.36	VDDQ + 0.6	٧	
lı	Input leakage current	-2	2	μΑ	
loz	Output leakage current	-5	5	μΑ	
Іон	Output High Current	-16.2	-	mA	VoH = 1.95V
loL	Output Low Current	16.2	-	mA	VoL = 0.35V

Note: All voltages are referenced to Vss.



Table 14. TSOP Capacitance (VDD = 2.5V, f = 1MHz, TA = 25 °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
C _{IN1}	Input Capacitance (CK, \overline{CK})	2	3	0.25	pF
C _{IN2}	Input Capacitance (All other input-only pins)	2	3	0.5	pF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	4	5	0.5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Table 14.1. FBGA Capacitance (V_{DD} = 2.5V, f = 1MHz, T_A = 25 °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
C _{IN1}	Input Capacitance (CK, \overline{CK})	1.5	2.5	0.25	pF
C _{IN2}	Input Capacitance (All other input-only pins)	1.5	2.5	0.5	pF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	3.5	4.5	0.5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested



Table 15. D.C. Characteristics

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 \, ^{\circ}C \text{ or } -40~105 \, ^{\circ}C)$

Parameter & Test Condition	Symbol	-5I (DDR400) ET/IT	-5B (DDR400) AT	Unit	Note
		Max.	Max.		
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	65	78	mA	
OPERATING CURRENT: One bank; Active-Read-Precharge; BL=4; tRC=tRC(min); tCκ=tCκ(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	70	84	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	5	6	mA	
PRECHARGE FLOATING STANDBY CURRENT: CKE = HIGH; \overline{CS} =HIGH(DESELECT); All banks idle; tck=tck(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2F	30	36	mA	
PRECHARGE QUIET STANDBY CURRENT: CKE = HIGH; \overline{\text{CS}} = HIGH(DESELECT); All banks idle; tck=tck(min); Address and other control input stadle at HIGH or LOW; VIN=VREF for DQ, DQS and DM	IDD2Q	20	24	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	20	24	mA	
ACTIVE STANDBY CURRENT: CS=HIGH; CKE=HIGH; one					
bank active; tRC=tRC(max); tCK=tCK(min); Address and control inputs changing once per clock cycle; DQ, DQS, and DM inputs changing twice per clock cycle		55	66	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	100	120	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ, DQS, and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	100	120	mA	
AUTO REFRESH CURRENT: trc=trfc(min); tck=tck(min)	IDD5	100	120	mA	
SELF REFRESH CURRENT: Sell Refresh Mode; CKE ≤ 0.2V; tcK=tcK(min)	IDD6	2	4	mA	1
BURST OPERATING CURRENT 4 bank operation:					
Four bank interleaving READs; BL=4; with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	140	168	mA	



Table 16. Electrical Characteristics and Recommended A.C. Operating Condition (V_{DD} = 2.5V ± 0.2V, T_A = -40~85 °C or -40~105 °C)

Symbol	Parameter		-5I / -5B (DDR400)		l lmi4	Noto
Symbol			Min.	Max.	Unit	note
	CI	_ = 2	7.5	12	ns	
tcĸ	Clock cycle time Cl	_ = 2.5	6	12	ns	
	CI	_ = 3	5	10	ns	
tсн	Clock high level width		0.45	0.55	tcĸ	
tcL	Clock low level width		0.45	0.55	tcĸ	
thp	Clock half period		t _{CLMIN} or t _{CHMIN}	-	ns	2
tHZ	Data-out-high impedance time from CK,	CK	-	0.7	ns	3
tLZ	Data-out-low impedance time from CK,	CK	-0.7	0.7	ns	3
tdasck	DQS-out access time from CK, $\overline{\text{CK}}$		-0.6	0.6	ns	
tac	Output access time from CK, $\overline{\text{CK}}$		-0.7	0.7	ns	
togsq	DQS-DQ Skew		-	0.4	ns	
trpre	Read preamble		0.9	1.1	tcĸ	
trpst	Read postamble		0.4	0.6	tcĸ	
togss	CK to valid DQS-in		0.72	1.25	tcĸ	
twpres	DQS-in setup time		0	-	ns	4
twpre	DQS write preamble		0.25	-	tcĸ	
twpst	DQS write postamble		0.4	0.6	tcĸ	5
tdqsh	DQS in high level pulse width		0.35	-	tcĸ	
tDQSL	DQS in low level pulse width		0.35	-	tcĸ	
tıs	Address and Control input setup time		0.7	-	ns	6
tıн	Address and Control input hold time		0.7	-	ns	6
tos	DQ & DM setup time to DQS		0.4	-	ns	
tон	DQ & DM hold time to DQS		0.4	-	ns	
tqн	DQ/DQS output hold time from DQS		thp - t _{QHS}	-	ns	
trc	Row cycle time		55	-	ns	
trfc	Refresh row cycle time		70	-	ns	
tras	Row active time		40	70k	ns	
trcd	Active to Read or Write delay		15	-	ns	
t _{RP}	Row precharge time		15	-	ns	
trrd	Row active to Row active delay		10	-	ns	
twR	Write recovery time		15	-	ns	
twr	Internal Write to Read Command Delay		2	-	tcĸ	
tmrd	Mode register set cycle time		10	-	ns	
trefi	Average Periodic Refresh interval		-	1.95 (-40°C \leq T _C \leq +85°C) / 3.9 (+85°C \leq T _C \leq +95°C) / 7.8 (+95°C \leq T _C \leq +105°C)	μS	7
txsrd	Self refresh exit to read command delay	<u> </u>	200	-	tcĸ	
txsnr	Self refresh exit to non-read command of	delay	75	-	ns	
tDAL	Auto Precharge write recovery + precharg	e time	twr + trp	-	ns	
tDIPW	DQ and DM input puls width		1.75	-	ns	
tipw	Control and Address input pulse width		2.2	-	ns	
t _{QHS}	Data Hold Skew Factor		-	0.5	ns	
t _{DSS}	DQS falling edge to CK setup time		0.2	-	tcĸ	
t _{DSH}	DQS falling edge hold time from CK		0.2	-	tcĸ	



Notes:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) thz and thz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address slew rate ≥ 0.5 V/ns and <1.0V/ns. For CK & CK slew rate ≥ 1.0 V/ns.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions

Table 17. Recommended A.C. Operating Conditions

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 \, ^{\circ}C \text{ or } -40~105 \, ^{\circ}C)$


Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	VREF - 0.31	V
VID (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	VDDQ + 0.6	V
Vıx (AC)	Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	0.5 x VDDQ-0.2	0.5 x VDDQ+0.2	V

Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 x VDDQ	
Output Load	Reference to the Test Load	
Input Signal Levels	V _{REF} + 0.31 V / V _{REF} - 0.31 V	
Input Signals Slew Rate	1 V/ns	
Reference Level of Input Signals	0.5 x VDDQ	



Figure 3. SSTL_2 A.C. Test Load



10) Power up Sequence


Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ} , V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.



Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address



Figure 5. tRCD and tRRD Definition





Figure 6. READ Command



CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge



Figure 7. Read Burst Required CAS Latencies (CL=2)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO \boldsymbol{n}






Figure 7.1. Read Burst Required CAS Latencies (CL=2.5)

DO n=Data Out from column n

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n






Figure 7.2. Read Burst Required CAS Latencies (CL=3)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n





DO n (or o)=Data Out from column n (or column o)


Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o

Read commands shown must be to the same device





Figure 8.1. Consecutive Read Bursts Required CAS Latencies (CL=2.5)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device



Figure 8.2. Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)


Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o

Read commands shown must be to the same device





Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) $\,$

Don't Care

Figure 9.1. Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO σ





CK
CK
COMMAND
READ
NOP
NOP
READ
NOP
NOP
NOP
NOP
NOP
NOP
DO
n
Or o)=Data Out from column n (or column o)
Burst Length=4

Figure 9.2. Non-Consecutive Read Bursts Required CAS Latencies (CL=3)

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) Don't Care

Figure 10. Random Read Accesses Required CAS Latencies (CL=2)

DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks




Figure 10.1. Random Read Accesses Required CAS Latencies (CL=2.5)

DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Figure 10.2. Random Read Accesses Required CAS Latencies (CL=3)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks





Figure 11. Terminating a Read Burst Required CAS Latencies (CL=2)




Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



Figure 11.1. Terminating a Read Burst Required CAS Latencies (CL=2.5)



DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n





CK CK **COMMAND** NOP **BST** READ **NOP NOP ADDRESS** CL=3

Figure 11.2. Terminating a Read Burst Required CAS Latencies (CL=3)

DQS

DQ


Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



 $\overline{\mathbf{CK}}$

Figure 12. Read to Write Required CAS Latencies (CL=2)



DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





CK
CK
COMMAND
READ
BST
NOP
NOP
WRITE
NOP
ADDRESS

Col n

CL=2.5

DQS

DQ

DO

DM

DM

Figure 12.1. Read to Write Required CAS Latencies (CL=2.5)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order



Figure 12.2. Read to Write Required CAS Latencies (CL=3)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order



CK
CK
COMMAND
READ
NOP
PRE
NOP
NOP
ACT

t_{RP}

ADDRESS
DQS
DQ
DO
n

Figure 13. Read to Precharge Required CAS Latencies (CL=2)

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met



CK
CK
COMMAND
READ
NOP
PRE
NOP
NOP
ACT

t_{RP}

Bank A,
Row

CL=2.5

DQS
DQ
DO
n

Figure 13.1. Read to Precharge Required CAS Latencies (CL=2.5)

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met



CK
CK
COMMAND
READ
NOP
PRE
NOP
NOP
ACT

t_{RP}

ADDRESS
Col n

CL=3
DQS
DQ

DO
n

Figure 13.2. Read to Precharge Required CAS Latencies (CL=3)

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n


Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met



Figure 14. Write Command




CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge





Figure 15. Write Max DQSS



DI n = Data In for column n


 $\boldsymbol{3}$ subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)



Figure 16. Write Min DQSS



DI n = Data In for column n

 $\boldsymbol{3}$ subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)



T5 T0 T4 T8 T10 T11 **T6** $\overline{\mathbf{CK}}$ CK **COMMAND ADDRESS** tDQSS (nom) **DQS** DQ DM tDQSS (min) DQS DQ \mathbf{DM} tDQSS (max) **DQS** DQ DM

Figure 17. Write Burst Nom, Min, and Max tDQSS

DI n = Data In for column n

3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown


A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=UDM & LDM





Figure 18. Write to Write Max tDQSS



DI n, etc. = Data In for column n,etc.

 $\boldsymbol{3}$ subsequent elements of Data $\,$ In are applied in the programmed order following DI \boldsymbol{n}

3 subsequent elements of Data In are applied in the programmed order following DI o Non-interrupted bursts of 4 are shown

DM= UDM & LDM



Figure 19. Write to Write Max tDQSS, Non-Consecutive

DI n, etc. = Data In for column n, etc.


3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data $\,$ In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown

DM= UDM & LDM





DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM= UDM & LDM



TO T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12

CK
CK
COMMAND
WRITE
NOP
NOP
NOP
NOP
NOP

ADDRESS

DQS
DQ
DI
DM
DM

Figure 21. Write to Read Max tDQSS Non-Interrupting

DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM = UDM & LDM



Figure 22. Write to Read Max tDQSS Interrupting

DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM



T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12

CK
CK
COMMAND
WRITE
NOP
NOP
NOP
READ
NOP

ADDRESS

DQS
DQ
DI
DI
DM
DM

Figure 23. Write to Read Max tDQSS, ODD Number of Data, Interrupting

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= LDM & UDM



T4 T6 T10 T11 **T3 T5** $\overline{\mathbf{C}\mathbf{K}}$ CK **COMMAND** tWR **ADDRESS** tRP tDQSS (max) DQS DQ \mathbf{DM}

Figure 24. Write to Precharge Max tDQSS, Non-Interrupting

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= UDM & LDM





T10 **T11 T0 T5 T6 T8** $\overline{\mathbf{C}\mathbf{K}}$ $\mathbf{C}\mathbf{K}$ COMMAND tWR **ADDRESS** tRP tDQSS (max) **DQS** DQ \mathbf{DM}

Figure 25. Write to Precharge Max tDQSS, Interrupting

An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point

DM= UDM & LDM



T4 T6 T11 **T1 T3 T5 T7** $\overline{\mathbf{C}\mathbf{K}}$ CK **COMMAND** tWR **ADDRESS** tRP tDQSS (max) *2 **DQS** DQ \mathbf{DM}

Figure 26. Write to Precharge Max tDQSS ODD Number of Data Interrupting

An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

^{*2 =} for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM



^{*1 =} can be don't care for programmed burst length of 4

Figure 27. Precharge Command






Figure 28. Power-Down




Figure 29. Clock Frequency Change in Precharge





Figure 30. Data input (Write) Timing




Burst Length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

Non't Care

Figure 31. Data Output (Read) Timing



Burst Length = 4 in the case shown




Figure 32. Initialize and Mode Register Sets

^{*=}VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.

**= tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.





Figure 33. Power Down Mode

No column accesses are allowed to be in progress at the time Power-Down is entered

^{*=}If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.






Figure 34. Auto Refresh Mode

*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown








Figure 35. Self Refresh Mode

^{**} = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.



^{*} = Device must be in the "All banks idle" state prior to entering Self Refresh mode

 t_{IH} CKE COMMAND Col n RA BA0,BA1 $\mathbf{D}\mathbf{M}$ Case 1: t_{AC}/t_{DQSCK} =min t_{DQSCK} DQS DQ Case 2: $t_{AC}/t_{DQSCK}=max$ DQS DQ

Figure 36. Read without Auto Precharge

DO n = Data Out from column n

 $Burst\ Length = 4\ in\ the\ case\ shown$

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = "Don't Care" , if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$

NOP commands are shown for ease of illustration; other commands may be valid at these times

 $\label{eq:command} \textbf{Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks}$





CK CK $t_{IH\!\!\!\!\!\!\!\!\!I,}$ CKE VALID VALID NOP NOP NOP COMMAND $t_{\rm IS}|t_{\rm IH}$ A0-A8 RA A9,A11,A12 A10 $t_{\rm IS} | t_{\rm IH}$ Bank X BA0,BA1 DM Case 1: t_{AC}/t_{DQSCK} =min t_{DQSCK} min| t_{RPST} DQS t_{LZ} DQ Case 2: t_{DQSCK} $t_{AC}/t_{DQSCK}\text{=}max$ t_{rpst} DQS t_{LZ} DQ

Figure 37. Read with Auto Precharge

DO n = Data Out from column n

Burst Length = 4 in the case shown

 $3 \ subsequent$ elements of Data Out are provided in the programmed order following DO n

EN AP = Enable Autoprecharge


ACT = ACTIVE, RA = Row Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL*tCK/2)



Figure 38. Bank Read Access



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

 ${\bf DIS\ AP=Disable\ Autoprecharge}$

* = " Don't Care", if A10 is HIGH at this point

 $\label{eq:precharge} \textbf{PRE} = \textbf{PRECHARGE}, \ \textbf{ACT} = \textbf{ACTIVE}, \ \textbf{RA} = \textbf{Row} \ \textbf{Address}, \ \textbf{BA} = \textbf{Bank} \ \textbf{Address}$

NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)





CK CK t_{IH} CKE VALID NOP NOP (NOP PRE NOP COMMAND A0-A8 A9,A11,A12 t_{IS} t_{IH} Bank X BA0,BA1 t_{RP} Case 1: t_{DSH} t_{DQSS}=min t_{DQSS} $t_{
m WR}$ DQS $t_{
m DOSL}$ t_{WPRE} DQ DM toss Case 2: t_{DQSS}=max t_{DQSH} t_{DQSS} t_{WPST} DQS twpre DQ

Figure 39. Write without Auto Precharge

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ In\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$

NOP commands are shown for ease of illustration; other commands may be valid at these times Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm

25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks



t_{CH} t_{CI} CK CKE VALID VALID NOP COMMAND Col n A0-A8 BA BA0,BA1 t_{DAL} Case 1: $t_{\rm DSH}$ t_{DQSS} =min twest twpri t_{DSS} Case 2: $t_{DQSS}=max$ $t_{ m DQSS}$ DQS DQ DM

Figure 40. Write with Auto Precharge

DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm~25\%$ window of the corresponding positive clock edge

Non't Care



CK CK CKE WRITE PRE COMMAND tis tih RA A0-A8 Col n RA A9,A11,A12 RA A10 BA0,BA1 t_{RAS} t_{RCD} $t_{WR} \\$ Case 1: t_{DQSS} =min t_{DSH} t_{WPST} DQS DQ DM Case 2: t_{DSS} $t_{DQSS} = max$ t_{W} DQS DQ DM

Figure 41. Bank Write Access

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$

DIS AP = Disable Autoprecharge

 $\ensuremath{^{*}\text{="}}$ Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

 $NOP\ commands\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times$

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks








Figure 42. Write DM Operation

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ In\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$

DIS AP = Disable Autoprecharge

*=" Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times ${\bf N}$

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge


Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Package Outline Drawing Information

Figure 43. 66 Pin TSOP II



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
Α			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
E	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0°		8°	0 °		8°
S		0.71			0.028	
ΩУ			0.10			0.004

Units: mm D1 Pin A1 index F D <u>e2</u> Ô 909 999 000 000 000 000 000 000 깂 000 000 000 000 ш 00 00 00 00 00 00 ð o 00 06 00 00 00 0 0-Top View **Bottom View** -c-"A" Side View

Figure 44: FBGA 60-ball 8x13x1.2 mm (max)

Symbol	Dimension (inch)			Dimension (mm)		
	Min	Nom	Max	Min	Nom	Max
Α		-	0.047	1		1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
D	0.311	0.315	0.319	7.90	8.00	8.10
Е	0.508	0.512	0.516	12.90	13.00	13.10
D1		0.252			6.40	
E1		0.433			11.00	
e1		0.039			1.00	
e2		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126			3.20	

△|0.125|C

DETAIL: "A"