16Mb (x16) - SDR Synchronous DRAM



1M x 16 bit Synchronous DRAM (SDRAM)

Overview

The 16Mb SDRAM is a high-speed CMOS synchronous DRAM containing 16 Mbits. It is internally configured as a dual 512K word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 16 bit banks is organized as 2048 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

Features

• Fast access time: 5.4ns

Fast clock rate: 166 MHz

· Self refresh mode: standard

- Internal pipelined architecture
- 512K word x 16-bit x 2-bank
- Programmable Mode registers
 - CAS Latency: 2, or 3
 - Burst Length: 1, 2, 4, 8, or full page
 - Burst Type: Sequential or Interleaved
 - Burst stop function
- Individual byte controlled by LDQM and UDQM
- Auto Refresh and Self Refresh
- 4096 refresh cycles/64ms
- CKE power down mode
- JEDEC standard +3.3V±0.3V power supply
- Operating temperature range
 - Extended Test (ET): 0 ~ 70°C
 - Industrial (IT): -40 ~ 85°C
- Interface: LVTTL
- 50-pin 400 mil plastic TSOP II package
 - -Pb and Halogen Free

DISCLAIMER: All product, product specifications, and data are subject to change without notice to improve reliability, function or design, or otherwise. The information provided herein is correct to the best of Insignis Technology Corporation's knowledge. No liability for any errors, facts or opinions is accepted. Customers must satisfy themselves as to the suitability of this product for their application. No responsibility for any loss as a result of any person placing reliance on any material contained herein will be accepted.

How to Order

Function	Density	10	Pkg Type	Pkg Size	Speed &	Option	INSIGNIS PART
		Width		Latency			NUMBER:
SDR	16Mb	x16	TSOPII	50l 10x21(x1.2)	PC166	Extended Test	NDS96PT4-16ET
SDR	16Mb	x16	TSOPII	50l 10x21(x1.2)	PC166	Industrial Temp	NDS96PT4-16IT

Visit: http://insignis-tech.com/how-to-buy



Package Pin Assignments

Figure 1. Pin Assignment (Top View)

VDD ☐ 1 °	50 VSS
DQ0 🔲 2	49 DQ15
DQ1 🔙 3	48 DQ14
VSSQ 🔲 4	47 VSSQ
DQ2 🔙 5	46 DQ13
DQ3 🔙 6	45 DQ12
VDDQ 🔲 7	44 VDDQ
DQ4 🔙 8	43 DQ11
DQ5 🔀 9	42 DQ10
VSSQ 🔲 10	41 VSSQ
DQ6 11	40 DQ9
DQ7 🔲 12	39 DQ8
VDDQ 13	38 VDDQ
LDQM 🔙 14	37 NC
WE# 15	36 UDQM
CA S# 16	35 CLK
RAS# 🔙 17	34 🔲 CKE
C S# 🔙 18	33 NC
A11 🔲 19	32 A9
A10/AP 20	31 A8
A0 🔙 21	30 A7
A1 🔙 22	29 🗀 A6
A2 🔙 23	28 🗀 A5
A3 🔲 24	27 🗀 A4
VDD 25	26 🔲 VSS

CLOCK CLK . **BUFFER** CKE . 2048x256x16 Row Decoder CS# CELL ARRAY (BANK #0) RAS# COMMAND CONTROL CAS# DECODER Column Decoder SIGNAL WE# GENERATOR DQ0 DQs COLUMN Buffer A10/AP-MODE **DQ15** COUNTER REGISTER LDQM, UDQM ADDRESS A0 **BUFFER** Α9 Row Decoder 2048x256x16 A11 **CELL ARRAY** (BANK #1) REFRESH COUNTER Column Decoder

Figure 2. Block Diagram



Pin Descriptions

Table 1. Pin Details

Symbol	Туре	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When both banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.
A11	Input	Bank Activate: A11 (BA) defines to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A10	Input	Address Inputs: A0-A10 are sampled during the BankActivate command (row address A0-A10) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one location out of the 512K available in the respective bank. During a Precharge command, A10 is sampled to determine if both banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set command.
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
LDQM, UDQM	Input	Data Input/Output Mask: LDQM and UDQM are byte specific, nonpersistent I/O buffer controls. The I/O buffers are placed in a high-z state when LDQM/UDQM is sampled HIGH. Input data is masked when LDQM/UDQM is sampled HIGH during a write cycle. Output data is masked (two-clock latency) when LDQM/UDQM is sampled HIGH during a read cycle. UDQM masks DQ15-DQ8, and LDQM masks DQ7-DQ0.
DQ0-DQ15	Input/Output	Data I/O: The DQ0-15 input and output data are synchronized with the positive edges of CLK. The I/Os are byte-maskable during Reads and Writes.



VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
		(3.3V± 0.3V)
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V _{DD}	Supply	Power Supply: $3.3V \pm 0.3V$
Vss	Supply	Ground



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 2. Truth Table^(1,2)

Command	State	CKE _{n-1}	CKEn	DQM ⁽⁶⁾	A 11	A 10	A0-9	CS#	RAS#	CAS#	WE#
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	V	V	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Χ	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	V	V	L	V	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	V	V	Н	V	L	Н	L	L
Read	Active ⁽³⁾	Н	Х	V	٧	L	V	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Х	V	V	Н	V	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х	C	P co	de	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Χ	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Χ	Χ	Χ	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Χ	Н	Χ	Х	Χ
AutoRefresh	Idle	Н	Н	X	Х	Х	Χ	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	X	Х	Х	Χ	L	L	L	Ι
SelfRefresh Exit	Idle	L	Н	X	Χ	Х	Χ	Н	Χ	Х	Χ
	(SelfRefresh)							L	Н	Н	Ι
Clock Suspend Mode Entry	Active	Н	L	X	Х	Х	Χ	Н	Χ	Х	Χ
								L	V	V	V
Power Down Mode Entry	Any ⁽⁵⁾	Н	L	X	Х	Х	Χ	Н	Χ	Х	Χ
								L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Х	Χ	Х	Χ	Х	Χ
Power Down Mode Exit	Any	L	Н	Х	Χ	Χ	Χ	Н	Χ	Х	Χ
	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Χ	Χ	Х	Х	Х	Х	Х
Data Mask/Output Disable	Active	Н	Х	Н	Χ	Χ	Χ	Х	Χ	Χ	Χ

Notes: 1. V=Valid, X=Don't Care, L=Low level, H=High level

- 2. CKE_n signal is input level when commands are provided.
 - CKE_{n-1} signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by A11 signal.
- 4. Device state is 1, 2, 4, 8, and full page burst operation.
- 5. Power Down Mode can not enter in the burst operation.

 When this command is asserted in the burst cycle, device state is clock suspend mode.
- 6. LDQM and UDQM




Commands

1 BankActivate

(RAS# = "L", CAS# = "H", WE# = "H", A11 = Bank, A0-A10 = Row Address)

The BankActivate command activates the idle bank designated by the BA signals. By latching the row address on A0 to A10 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of tRCD (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by tRC (min.). The SDRAM has two internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. tRRD (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.

Figure 3. BankActivate Command Cycle (Burst Length = n)



2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", A11 = "V", A10 = "L", A0-A9 = Don't care)

The BankPrecharge command precharges the bank disignated by A11 signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after tras (min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by tras (max.). Therefore, the precharge function must be performed in any active bank within tras (max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3 PrechargeAll command

The PrechargeAll command precharges both banks simultaneously and can be issued even if both banks are not in the active state. Both banks are then switched to the idle state.

4 Read command

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




T2 T3 T4 T5 T6 T7 T8 CLK COMMAND READ A NOP NOP NOP NOP NOP NOP NOP NOP CAS# Latency=2 DOUT A DOUT A DOUT A2 DOUT A t_{CK2}, DQ CAS# Latency=3 DOUT A₁ DOUT A₀ DOUT A₂ DOUT A₃ t_{CK3}, DQ

Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)


The read data appears on the DQs subject to the values on the LDQM/UDQM inputs two clocks earlier (i.e. LDQM/UDQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).

Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)



The LDQM/UDQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The LDQM/UDQM must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the LDQM/UDQM must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.

Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)






T5 **T3 T6 T8** CLK **DQM COMMAND** NOP READ A NOP NOP NOP WRITE B NOP NOP NOP CAS# Latency=2 DIN B₀ DIN B₁ DIN B₃ DIN B₂ t_{CK2}, DQ Must be Hi-Z before the Write Command N Don't Care

Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

Figure 8. Read to Write Interval (Burst Length \geq 4, CAS# Latency = 3)



A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS# latency.

T0 **T2 T**3 **T4 T5 T6 T8 CLK** Bank Row **ADDRESS** Bank (s) t_{RP} READ A **COMMAND** NOP NOP NOP Activate NOP rechard CAS# Latency=2 DOUT A DOUT A₁ DOUT A2 DOUT A t_{CK2}, DQ CAS# Latency=3 DOUT A₀ DOUT A₁ DOUT A DOUT A₃ t_{CK3}, DQ


Figure 9. Read to Precharge (CAS# Latency = 2, 3)

Read and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "H", A11 = "V", A10 = "H", A0-A7 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {tRP (min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.


6 Write command (RAS# = "H", CAS# = "L", WE# = "L", A11 = "V", A10 = "L", A0-A7 = Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RCD} (min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).

Figure 11. Write Interrupted by a Write (Burst Length = 4)




The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.



T₀ **T2 T3 T4 T5 T6 T8 CLK COMMAND** WRITE NOP READ B NOP NOP NOP CAS# Latency=2 DIN A DOUT Bo DOUT B₁ DOUT B₂ DOUT B₃ t_{CK2}, DQ CAS# Latency=3 DIN A don't car DOUT B DOUT B₁ DOUT B2 DOUT B t_{CK3}, DQ Input data must be removed from the DQ at least one clock cycle before the Read data appears on the outputs to avoid data contention

Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)


The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals twR/tcK rounded up to the next whole number. In addition, the LDQM/UDQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



Note: The LDQM/UDQM can remain low in this example if the length of the write burst is 1 or 2.

Write and AutoPrecharge command (refer to the following figure) (RAS# = "H", CAS# = "L", WE# = "L", A11 = "V", A10 = "H", A0-A7 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of $\{(burst length -1) + twR + tRP (min.)\}$. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.



INSIGNIS

8 Mode Register Set command


(RAS# = "L", CAS# = "L", WE# = "L", A11 = "V", A10 = "V", A0-A9 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~A9 and A11 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as both banks are in the idle state.

8A A6 A5 A11 A10 A9 A0 0 RFU* **WBL** Test Mode CAS# Latency ВТ **Burst Length** Α9 Write Burst Mode A8 | A7 Test Mode А3 Burst Type Burst 0 0 Normal 0 Sequential 0 Single Bit Vendor Use Only Interleave 1 0 0 Vendor Use Only Α6 Α5 Α4 CAS# Latency A2 Α1 Α0 **Burst Length** Reserved 0 0 0 0 0 0 Reserved 2 0 0 1 0 0 1 0 1 0 2 clocks 0 1 0 4 3 clocks 8 0 1 1 0 1 1 1 0 0 Reserved 1 1 Full Page (Sequential) All other Reserved All other Reserved

Table 3. Mode Register Bitmap

^{*}Note: RFU (Reserved for future use) should stay "0" during MRS cycle.



• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 1, 2, 4, 8, or full page.

Table 4. Burst length

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

• Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode. Sequential Mode supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only supports burst length of 4 and 8.

Table 5. Addressing Mode Select Field

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 6. Burst Definition

Burst	Sta	art Addre	ss	Seguential	Interleave
Length	A2	A1	A0	Sequential	interieave
2	Х	Х	0	0, 1	0, 1
	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Χ	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Χ	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	Full page location = 0-255			n, n+1, n+2, n+3,255, 0, 1, 2, n-1, n,	Not Supported

• CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field. tCAC (min) \leq CAS# Latency X tCK

Table 7. CAS Latency

A6	A5	A4	CAS# Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	Х	Х	Reserved

• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 8. Test Mode field

A8	A7	Test Mode
0 0		normal mode
0	1	Vendor Use Only
1 X		Vendor Use Only

Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Table 9. Write Burst Length

A9	Write Burst Mode
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A11 should stay "L" during mode set cycle.

9 No-Operation command

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

10 Burst Stop command

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Figure 16. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)





Figure 17. Termination of a Burst Write Operation (Burst Length = XX)



11 Device Deselect command

(CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12 AutoRefresh command

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by tRC (min.). To provide the AutoRefresh command, both banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP (min), must be met before successive auto refresh operations are performed.

13 SelfRefresh Entry command

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).



14 SelfRefresh Exit command

(CKE = "H", CS# = "H" or CKE = "H", RAS# = "H", CAS# = "H", WE# = "H")

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for txsR (min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when both banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH"). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tpde (min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17 Data Write / Output Enable, Data Mask / Output Disable command (LDQM/UDQM = "L", "H")

During a write cycle, the LDQM/UDQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the LDQM/UDQM functions as the controller of output buffers. LDQM/UDQM is also used for device selection, byte selection and bus control in a memory system. LDQM controls DQ0 to DQ7, UDQM controls DQ8 to DQ15.

Symbol	Item	Values	Unit	Note	
VIN, VOUT	Input, Output Voltage	Input, Output Voltage			1
V _{DD} , V _{DDQ}	Power Supply Voltage		-1.0 ~ 4.6	V	1
TA	T _A Ambient Temperature		0 ~ 70	°C	1
1,7	γ	Industrial	-40 ~ 85	°C	1
Tstg	Storage Temperature	Storage Temperature		°C	1
TSOLDER	Soldering Temperature		260	°C	1
PD	Power Dissipation	1	W	1	
los	Short Circuit Output Currer	50	mA	1	

Table 10. Absolute Maximum Rating

Table 11. Recommended D.C. Operating Conditions (TA = -40~85°C)

Symbol	Parameter	Min.	Max.	Unit	Note
V _{DD}	Power Supply Voltage	3.0	3.6	V	2
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.6	V	2
VIH	LVTTL Input High Voltage		V _{DDQ} +0.3	V	2
VIL	LVTTL Input Low Voltage	- 0.3	0.8	V	2
lıL	Input Leakage Current ($0V \le V_{IN} \le V_{DD}$, All other pins not under test = $0V$)	- 10	10	μА	
loz	Output Leakage Current Output disable, $0V \le V_{OUT} \le V_{DDQ}$)	- 10	10	μА	
Vон	LVTTL Full Drive Output "H" Level Voltage	2.4	_	V	Iout = -2mA
Vol	LVTTL Full Drive Output "L" Level Voltage	_	0.4	V	Iout = 2mA

Table 12. Capacitance ($V_{DD} = 3.3V$, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Unit
Cı	Input Capacitance	2	5	рF
C _{I/O}	Input/Output Capacitance	4	7	рF

Note: These parameters are periodically sampled and are not 100% tested.

Table 13. D.C. Characteristics (V_{DD} = 3.3V ± 0.3V, T_A = -40~85°C)

Description/Test condition	Symbol	-6l (166)	Unit	Note
Description/rest condition	Cyllibol	Max.	Oilit	14010
Operating Current				
trc ≥ trc(min), Outputs Open	I _{DD1}	80		3
One bank active				
Precharge Standby Current in non-power down mode				
$t_{CK} = 15 \text{ns}, CS\# \geq V_{IH}(\text{min}), CKE \geq V_{IH}$	I _{DD2N}	25		
Input signals are changed every 2clks				
Precharge Standby Current in power down mode				
tck = 15ns, CKE ≤ V _{IL} (max)	I _{DD2P}	2		
Precharge Standby Current in power down mode				
tcκ = ∞, CKE ≤ V _{IL} (max)	I _{DD2PS}	2		
Active Standby Current in non-power down mode			mΑ	
$t_{CK} = 15$ ns, $CKE \ge V_{IH}(min)$, $CS\# \ge V_{IH}(min)$	Іррзи	40		
Input signals are changed every 2clks	100011			
Active Standby Current in non-power down mode		35		
$CKE \ge V_{IH}(min), CLK \le V_{IL}(max), tck = \infty$	IDD3NS	35		
Operating Current (Burst mode)	_	110		
tcк=tcк(min), Outputs Open, Multi-bank interleave	I _{DD4}	110		3, 4
Refresh Current		90		
$t_{RC} \ge t_{RC}(min)$	I _{DD5}	90		3
Self Refresh Current				
CKE $\leq 0.2V$; for other inputs V _{IH} \geq V _{DD} - 0.2V, V _{IL} $\leq 0.2V$	I _{DD6}	2		

Table 14. Electrical Characteristics and Recommended A.C. Operating Conditions $(V_{DD} = 3.3V \pm 0.3V, T_A = -40 \sim 85 ^{\circ}C)^{(5, 6, 7, 8)}$

Symbol	A.C. Parameter		-6I (166)		11	
			Min.	Max.	Unit	Note
trc	Row cycle time (same bank)		60	-		9
trcd	RAS# to CAS# delay (same bank)		18	-		9
t _{RP}	Precharge to refresh/row activate command (same bank)		18	-	ns	9
trrd	Row activate to row activate delay (different banks)		12	-		9
tras	Row activate to precharge (same bank)	time	42	100K		
twr	Write recovery time		2	-	tcĸ	
	Clock cycle time	CL* = 2	7.5	-		10
tcĸ		CL* = 3	6	-		
tсн	Clock high time		2.5	-	ns	
tcL	Clock low time		2.5	-		11
	Access time from CLK	CL* = 2	-	6		11
tac	(positive edge)	CL* = 3	-	5.4		
tccd	CAS# to CAS# Delay time		1	-	tcĸ	
tон	Data output hold time		2	-		10
tız	Data output low impedance		1	-		
tHZ	Data output high impedance		-	5.4	ns	8
tıs	Data/Address/Control Input set-up time		2	-		11
tıн	Data/Address/Control Input hold time		0.8	-		11
tpde	PowerDown Exit set-up time		tıs+tcĸ	-	tcĸ	
trefi	Refresh Interval Time		-	15.6	μS	
txsr	Exit Self-Refresh to any Command		t _{RC+} t _{IS}	-	ns	

^{*} CL is CAS# Latency.

Notes:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss. VIH (Max) = 4.6V for pulse width ≤ 3ns.VIL (Min) = -1.0V for pulse width ≤ 3ns.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRC. Input signals are changed one time during every 2 tck.
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 12.
- 6. A.C. Test Conditions


Table 15. LVTTL Interface


Reference Level of Output Signals	1.4V / 1.4V		
Output Load	Reference to the Under Output Load (B)		
Input Signal Levels	2.4V / 0.4V		
Transition Time (Rise and Fall) of Input Signals	1ns		
Reference Level of Input Signals	1.4V		



Figure 18.1 LVTTL D.C. Test Load (A)

Figure 18.2 LVTTL A.C. Test Load (B)





- 7. Transition times are measured between V_{IH} and V_{IL}. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 8. thz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. These parameters account for the number of clock cycle and depend on the operating frequency of the clock as follows:

the number of clock cycles = specified value of timing/Clock cycle time (count fractions as a whole number)

- 10. If clock rising time is longer than 1 ns, (t_R / 2 -0.5) ns should be added to the parameter.
- 11. Assumed input rise and fall time t_T ($t_R \& t_F$) = 1 ns

If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

12. Power up Sequence

Power up must be performed in the following sequence.

- 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state.
- 2) Start clock and maintain stable condition for minimum 200 μs, then bring CKE= "H" and, it is recommended that DQM is held "HIGH" (V_{DD} levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
 - * The Auto Refresh command can be issue before or after Mode Register Set command.



Timing Waveforms

Figure 19. AC Parameters for Write Timing (Burst Length=4)







Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)








Figure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)



TO. T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK CKE**)/Minimum for 2 Refresh Cycles are required CS# 22 RAS# CAS# WE# A11 A10 A0-A9 DQM 22 $\langle \langle \rangle \rangle$ 22 22 DQ Precharge All Command 1st Auto Refresh^(*) Command 2nd Auto Refresh^(*) Command Inputs Mode Registe Set Command Non't Care Note⁽¹⁾: The Auto Refresh command can be issue before or after Mode Register Set command

Figure 22. Power on Sequene and Auto Refresh






Figure 23. Self Refresh Entry & Exit Cycle

Notes:

To Enter SelfRefresh Mode

- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum tras is required before exit from SelfRefresh.

To Exit SelfRefresh Mode

- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for valid setup time and hold time.
- 7. CS# starts from high.
- 8. Minimum txsR is required after CKE going high to complete SelfRefresh exit.
- 9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.



Figure 24.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)






Figure 24.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)






Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)






Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)






Figure 27.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)






Figure 27.2. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=3)






Figure 28. Random Column Write (Page within same Bank) (Burst Length=4)






Figure 29.1. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=2)






Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)







Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)





1

Command Bank A

Activate Command

T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 T2 T3 T4 T5 T6 CLK **CKE** CS# RAS# CAS# WE# A11 A10 A0-A9 DQM Hi-Z DQ Ax0 Ax3 (DAy0 Az0 Az3 Ax1

† Write

The Write Data is Masked with a

Zero Clock Latency Read Command

Bank A

Figure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)



The Read Data is Masked with a

Don't Care

Two Clock Latency

TO T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK CKE** CS# RAS# CAS# WE# A11 A10 DQM Hi-Z DQ Ax0 DAy † Write † Read Activate ↑ The Write Data is Masked with a Command Bank A Command Bank A is Masked with a Zero Clock Latency Latency Command Bank A **Don't Care**

Figure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)



Figure 32.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)





Figure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)








Figure 33. Interleaved Column Write Cycle (Burst Length=4)



Figure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)







Figure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)




T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK** Begin Auto Precharge Bank B CKE High Begin Auto Precharge Bank A CS# RAS# CAS# WE# A11 RBx A10 CAX A0-A9 RAX RBy DQM Hi-Z DQ DBx1 DBx2 DAx1 DAx3 DBx0 DBx DAy2 DBy DBy DAx DAy0 DAy1 DAy3 DBy2 DBy3 ↑ Write with Activate † Write ↑ Write with Activate Auto Precharge Command Bank B Command Bank A Command Bank A Command Bank B Auto Precharge Command Bank B Auto Precharge Command Bank A Non't Care

Figure 35. Auto Precharge after Write Burst (Burst Length=4)



Figure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)





T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 **CLK** CKE High 2 $\langle \rangle$ CS# RAS# CAS# WE# A11 RBx A10 DQM Hi-Z DQ Ax+2 Bx+4 Ax-2 Вх Bx+5 Ax Read Command Read Activate Activate Command Activate Precharge Command Bank A Command Command Bank B Command Bank B Bank A Bank B Bank B The burst counte wraps from the highest order page address back to zero during this time interval Don't Care Burst Stop Full Page burst operation does not terminate when the burst length is satisfied; the burst counter increments and continues

bursting beginning with the starting address

Figure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)






Figure 37. Full Page Write Cycle (Burst Length=Full Page)



Figure 38. Byte Read and Write Operation (Burst Length=4, CAS# Latency=2)






Figure 39. Random Row Read (Interleaving Banks)
(Burst Length=4, CAS# Latency=2)







Figure 40. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)





T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK **CKE** ∂ CS# RAS# CAS# WE# A11 RAX RBX A10 RBx СВх A0-A9 DQM Hi-Z DQ DAx0 DBx0 DBy0 DBz0 DAy DAz0 DAz1 † Write ↑ Write ↑ Write † Precharge ↑ Write Precharge Activate
Command Bank B Command
(Precharge Temination) Bank B Activate Activate Command Bank A Command Bank B Command Bank B Command Bank A Command Bank B Write Write Data are masked Command Bank A **Don't Care**

Figure 41. Full Page Random Column Write (Burst Length=Full Page)



Figure 42. Precharge Termination of a Burst (Burst Length=4, 8 or Full Page, CAS# Latency=3)







Figure 43. 50 Pin TSOP II Package Outline Drawing Information



Symbol	Dimension in inch			Dimension in mm		
	Min	Normal	Max	Min	Normal	Max
Α	_	_	0.047	_	_	1.20
A1	0.002	0.005	0.008	0.05	0.125	0.20
A2	0.035	0.039	0.043	0.9	1.0	1.1
В	0.008	_	0.018	0.2	_	0.45
С	_	0.006	_	_	0.155	_
D	0.82	0.825	0.83	20.82	20.95	21.08
E	0.395	0.400	0.405	10.03	10.16	10.29
е	_	0.031	_	-	0.80	_
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	_	0.0315			0.80	_
S	_	0.035	_	_	0.88	_
у	_		0.004			0.10
θ	0°	_	8°	0°	_	8°

Notes:

- 1. Dimension D&E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.
- 4. Controlling dimension: mm

